

A close-up photograph of a blue printed circuit board (PCB) from an LCD TV. The board features several gold-plated connectors, including a large multi-pin connector labeled 'U3' and a smaller one labeled 'U5'. Various electronic components are visible, including capacitors labeled 'C108', 'C107', 'C113', and 'C112'. The background is a blurred view of the same board, showing more components and traces.

MB37

LCD TV

SERVICE MANUAL

TABLE OF CONTENTS

1.	INTRODUCTION.....	6
2.	TUNER.....	7
2.1.	General description of TDTC-G101D:	7
2.2.	Features of TDTC-G101D:	7
2.3.	Pinning:	7
3.	AUDIO AMPLIFIER STAGE WITH MAX9736(8-10WATT).....	8
3.1.	General Description.....	8
3.2.	Features	8
3.3.	Applications	8
3.4.	Absolute Ratings	9
3.4.1.	Electrical Characteristics	9
3.4.2.	Operating Specifications	11
3.5.	Pinning	12
	AUDIO AMPLIFIER STAGE WITH PT2333(2.5 WATT).....	12
4.	POWER STAGE	14
5.	MICROCONTROLLER (MSTAR).....	15
	General Description.....	15
5.1.	Features	15
6.	MPEG-2/MPEG-4 DVB Decoder (STi7101)	16
6.1.	General Description.....	16
6.2.	Features	18
6.3.	Absolute Maximum Ratings.....	21
7.	DVB-T DEMODULATOR – STV0362	23
8.1	General Description.....	23
8.2	Features	25
8.3	Absolute Maximum Rating	26
8.4	Pinning	28
8.	DVB-C DEMODULATOR – STV0297E.....	29
8.1	General Description	29
8.2	Features	29
8.3	Absolute Maximum Ratings.....	30
8.4	Pinning	30
9.	HY5DV281622DT-5 DDR SDRAM 128M	31
9.1	General Description.....	31
9.2	Features	31
9.3	Absolute Maximum Ratings.....	32
9.4	Pinning	32
10.	HY5DU561622ETP-5 DDR SDRAM 256M.....	33
11.1	General Description.....	33
11.2	Features	33
11.3	Absolute Maximum Ratings.....	34
11.4	Pinning	35
11.	STE100P Ethernet PHY	36
11.1	General Description.....	36
11.2	Features	36
11.3	Absolute Maximum Ratings.....	37
12.4	Pinning	38
12.	SAW FILTER	41

12.1	IF Filter for Audio Applications – Epcos K9656M	41
12.1.1	Standart:	41
12.1.2	Features:	41
12.1.3	Pin configuration:	42
12.1.4	Frequency response:	42
12.2	IF Filter for Video Applications – Epcos K3958M.....	43
12.2.1	Standart:	43
12.2.2	Features:	43
12.2.3	Frequency response:	44
13	2048-Bits Serial EEPROM – 24LC02	45
13.1	General Description.....	45
13.2	Features	45
13.3	Electrical Specifications.....	46
13.4	Pinning	47
14	32K Smart Serial EEPROM – 24C32	47
14.1	General Description.....	47
14.2	Features	47
11.3	Absolute Maximum Ratings and Electrical Characteristics.....	48
11.4	Pinning	49
15	512K CMOS Serial Flash – MX25L512.....	50
15.1	General Description.....	50
15.2	Features	50
11.3	Absolute Maximum Ratings.....	51
16	IC DESCRIPTIONS	53
16.1	LM1117.....	53
16.1.1	General Description.....	53
16.1.2	Features	53
16.1.3	Applications	53
16.1.4	Absolute Maximum Ratings.....	53
16.1.5	Pinning	54
16.2	74HCT4053	54
16.2.1	General Description.....	54
16.2.2	Features	54
16.2.3	Applications	54
16.2.4	Absolute Maximum Ratings.....	55
16.2.5	Pinning	55
16.3	NUP4004M5	55
16.3.1	General Description.....	55
16.3.2	Features	56
16.3.3	Absolute Maximum Ratings.....	56
16.3.4	Pinning	56
16.4	FDN336P.....	57
16.4.1	General Description.....	57
16.4.2	Features	57
16.4.3	Absolute Maximum Ratings.....	57
16.4.4	Pinning	57
16.5	TL062 -.....	58
16.5.1	General Description.....	58
16.5.2	Features	58

16.5.3	Absolute Maximum Ratings.....	58
16.5.4	Pinning	59
16.6	PI5V330	59
16.6.1	General Description.....	59
16.6.2	Features	59
16.6.3	Absolute Maximum Ratings.....	59
16.6.4	Pinning	60
16.7	AZC099-04S	60
16.7.1	General Description.....	60
16.7.2	Features	60
16.7.3	Absolute Maximum Ratings.....	61
16.7.4	Pinning	61
16.8	TDA1308.....	61
16.8.1	General Description.....	61
16.8.2	Features	61
16.8.3	Absolute Maximum Ratings.....	62
16.8.4	Pinning	62
16.9	LM358D	62
16.9.1	General Description.....	62
16.9.2	Features	62
16.9.3	Absolute Maximum Ratings.....	63
16.9.4	Pinning	63
16.10	74LCX244	63
16.10.1	General Description.....	63
16.10.2	Features	64
16.10.3	Absolute Maximum Ratings.....	64
16.10.4	Pinning	65
16.11	74LCX245	65
16.11.1	General Description.....	65
16.11.2	Features	65
16.11.3	Absolute Maximum Ratings.....	66
16.11.4	Pinning	66
16.12	FSA3157.....	66
16.12.1	General Description.....	66
16.12.2	Features	67
16.12.3	Absolute Maximum Ratings.....	67
16.12.4	Pinning	67
16.13	TSH343	68
16.13.1	General Description.....	68
16.13.2	Features	68
16.13.3	Absolute Maximum Ratings.....	68
16.13.4	Pinning	69
16.14	MT48LC4M16A2TG8E.....	69
16.14.1	General Description.....	69
16.14.2	Features	69
16.14.3	Absolute Maximum Ratings.....	70
16.14.4	Pinning	70
16.15	MP1583	71
16.15.1	General Description.....	71

16.15.2	Features	71
16.15.3	Absolute Maximum Ratings.....	71
16.15.4	Pinning	72
16.16	MP2112	72
16.16.1	General Description.....	72
16.16.2	Features	72
16.16.3	Absolute Maximum Ratings.....	73
16.16.4	Pinning	73
16.17	MAX809LTR	73
16.17.1	General Description.....	73
16.17.2	Features	73
16.17.3	Absolute Maximum Ratings.....	74
16.17.4	Pinning	74
17	SERVICE MENU SETTINGS.....	75
17.1	Video Setup	75
17.2	AudioSetup.....	75
17.3	Service Scan/Tuning Setup	77
17.4	Options	77
17.5	External Source Settings	79
17.6	Preset.....	80
17.7	NVM Edit.....	80
17.8	Programming.....	80
17.9	Diagnostic.....	80
17.10	Product Info.....	80
18	SOFTWARE UPDATE DESCRIPTION.....	81
16.1	17MB37 Analog Part Software Update With Bootloader Procedure	81
16.2	17MB37 HDCP key upload procedure.	84
16.3	17MB37 Digital Software Update From SCART	85
16.4	17MB37 Digital Software Update From USB	90
19	BLOCK DIAGRAMS	91
19.1	General Block Diagram.....	91
19.2	Power Management.....	93
19.3	MSTAR Block Diagram.....	94

1. INTRODUCTION

17MB37 Main Board consists of MSTAR concept.(Up to 32") This IC is capable of handling Video processing, Audio processing, Scaling-Display processing, 3D comb filter, OSD and text processing, 8 bit dual LVDS transmitter.

TV supports PAL, SECAM, NTSC colour standards and multiple transmission standards as B/G, D/K, I/I', and L/L' including German and NICAM stereo.

Sound system output is supplying max. 2x8W (10%THD) for stereo 8Ω speakers. This will change according to IC that is being used.

Supported peripherals are:

- 1 RF input VHF I, VHF III, UHF @ 75Ω(Common)
- 1 Side AV (SVHS, CVBS, HP, R/L_Audio) (Common)
- 1 SCART sockets(Common)
- 1 YPbPr (Common)
- 1 PC input(Optional)
- 2 HDMI 1.3 input(2 HDMI inputs are common)
- 1 Stereo audio input for PC(Common)
- 1 Line out(Common)
- 1 S/PDIF output(Common)
- 1 Side S-Video(Optional)
- 1 Headphone(Common)
- 1 Common interface(Common)
- 1 Digital USB or 1 Analog USB + 2 Digital USB(Optional)

2. TUNER

A horizontal mounted and Digital Half-Nim tuner is used in the product, which covers 3 Bands(From 48MHz to 862MHz for COFDM, from 45.25MHz to 863.25MHz for CCIR CH). The tuning is available through the digitally controlled I2C bus (PLL). Below you will find info about the tuner.

2.1. General description of TDTC-G101D:

The Tuner covers 3 Bands(from 48MHz to 862MHz for COFDM, from 45.25MHz to 863.25MHz for CCIR CH). Band selection and Tuning are performed digitally via the I2C bus.

2.2. Features of TDTC-G101D:

- Digital Half-NIM tuner for COFDM
- Covers 3 Bands(From 48MHz to 862MHz for COFDM, From 45.25MHz to 863.25MHz for CCIR CH)
- Including IF AGC with SAW Filter
- Bandwidth Switching (7/8 MHz) possible
- DC/DC Converter built in for Tuning Voltage
- Internal(or External) RF AGC, Antenna Power Optional

2.3. Pinning:

PIN NAME	PIN No.	PIN Description
Ant PWR	1	+5V (for Active Antenna), Optional
B1	2	+ 5V (for Loop through & DC-DC)
RF AGC	3	N.C
SCL	4	I ² C Bus for TUNER PLL
SDA	5	I ² C Bus for TUNER PLL
B2	6	+ 5V (for TU & IF AGC AMP)
Vtu T.P	7	N.C
AS	8	PLL IC Address selection
IF AGC Control	9	IF AGC Control
DIF2	10	Total IF Output2
DIF1	11	Total IF Output1
AIF	12	Tuner IF Output

3. AUDIO AMPLIFIER STAGE WITH MAX9736(8-10WATT)

3.1. General Description

The MAX9736A/B Class D amplifiers provide high-performance, thermally efficient amplifier solutions. The MAX9736A delivers 2 x 15W into 8Ω loads, or 1 x 30W into a 4Ω load. The MAX9736B delivers 2 x 6W into 8Ω loads or 1 x 12W into a 4Ω load. These devices are pin-for-pin compatible, allowing a single audio design to work across a broad range of platforms, simplifying design efforts, and reducing PCB inventory. Both devices operate from 8V to 28V and provide a high PSRR, eliminating the need for a regulated power supply. The MAX9736 offers up to 88% efficiency at 12V supply. Pin-selectable modulation schemes select between filterless modulation and classic PWM modulation.

Filterless modulation allows the MAX9736 to pass CE EMI limits with 1m cables using only a low-cost ferrite bead and capacitor on each output. Classic PWM modulation is optimized for best audio performance when using a full LC filter.

A pin-selectable stereo/mono mode allows stereo operation into 8Ω loads or mono operation into 4Ω loads. In mono mode, the right input op amp becomes available as a spare device, allowing flexibility in system design. Comprehensive click-and-pop reduction circuitry minimizes noise coming into and out of shutdown or mute.

Input op amps allow the user to create summing amplifiers, lowpass or highpass filters, and select an optimal gain. The MAX9736A/B are available in 32-pin TQFN packages and specified over the -40°C to +85°C temperature range.

3.2. Features

Wide 8V to 28V Supply Voltage Range

- ◆ Spread-Spectrum Modulation Enables Low EMI Solution

- ◆ Passes CE EMI Limits with Low-Cost Ferrite Bead/Capacitor Filter

- ◆ Low BOM Cost, Pin-for-Pin Compatible Family

- ◆ High 67dB PSRR at 1kHz Reduces Supply Cost

- ◆ 88% Efficiency Eliminates Heatsink

- ◆ Thermal and Output Current Protection

- ◆ < 1μA Shutdown Mode

- ◆ Mute Function

- ◆ Space-Saving, 7mm x 7mm x 0.8mm, 32-Pin TQFN Package

3.3. Applications

LCD/PDP/CRT Monitors

LCD/PDP/CRT TVs

MP3 Docking Stations

Notebook PCs

PC Speakers

All-in-One PCs

3.4. Absolute Ratings

3.4.1. Electrical Characteristics

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
AMPLIFIER DC CHARACTERISTICS							
Speaker Supply Voltage Range	PVDD	Inferred from PSRR test		8		28	V
Preamplifier Supply Voltage Range	VS	(Notes 1 and 7)		4.5		5.5	V
Undervoltage Lockout	UVLO				7		V
Quiescent Supply Current	IPVDD	RL = ∞, VREGEN = 5V, VVS = open	TA = +25°C		30	45	mA
			TA = TMIN to TMAX			50	
	IVS	RL = ∞, VREGEN = 0V, VVS = 5V	TA = +25°C		14	20	mA
			TA = TMIN to TMAX			22	
Shutdown Supply Current	ISHDN	VSHDN = 0V	IPVDD		1	10	μA
			IVS			10	
REG Voltage	VREG				4.2		V
Preregulator Voltage	VS	Internal regulated 5V, VREGEN = 5V			4.8		V
COM Voltage	VCOM			1.9	2.05	2.2	V
INPUT AMPLIFIER CHARACTERISTICS							
Capacitive Drive	CL				30		pF
Output Swing (Note 6)		Sinking ±1mA			±2		V
Open-Loop Gain	Avo	VFB_ = VCOM ±500mV, RFB_ = 20kΩ to IN_			88		dB
Input Offset Voltage	VOS				±1		mV

PARAMETER	SYMBOL	CONDITIONS			MIN	TYP	MAX	UNITS
Input Amplifier Slew Rate						2.5		V/ μ s
Input Amplifier Unity-Gain Bandwidth						3.5		MHz
AMPLIFIER CHARACTERISTICS								
Output Amplifier Gain (Note 8)	Av	MAX9736A			16.5	17	17.5	dB
		MAX9736B			13.1	13.6	14.1	
Output Current Limit					3.3	4.6		A
Output Offset	VOS	OUT_+ to OUT_-, TA = +25°C				±2	±10	mV
Power-Supply Rejection Ratio	PSRR	PVDD = 8V to 28V, TA = +25°C			65	80		dB
		f = 1kHz, 100mVp-p ripple				67		
MAX9736A Output Power (THD+N = 1%)	POUT_1%	PVDD = 12V	Stereo	RL = 8Ω		8		W
				RL = 4Ω		13		
		PVDD = 18V	Stereo	RL = 4Ω		15.5		
				RL = 8Ω		13.5		
		PVDD = 24V	Stereo	RL = 4Ω		27		
				RL = 8Ω		13.5		
		Mono	RL = 4Ω		27			
MAX9736B Output Power (THD+N = 1%)	POUT_1%	PVDD = 12V	Stereo	RL = 8Ω		6		W
				RL = 4Ω		11		
			Mono	RL = 4Ω		12		
		PVDD = 18V	Stereo	RL = 8Ω		6		
				RL = 4Ω		12		
		PVDD = 24V	Stereo	RL = 8Ω		6		
				RL = 4Ω		12		
MAX9736A Output Power (THD+N = 10%)	POUT_10%	PVDD = 12V	Stereo	RL = 8Ω		10		W
				RL = 4Ω		16		
			Mono	RL = 4Ω		19.5		
		PVDD = 18V	Stereo	RL = 8Ω		17.5		
				RL = 4Ω		35		
		PVDD = 24V	Stereo	RL = 8Ω		17.5		
				RL = 4Ω		35		
MAX9736B Output Power (THD+N = 10%)	POUT_10%	PVDD = 12V	Stereo	RL = 8Ω		7.5		W
				RL = 4Ω		14		
			Mono	RL = 4Ω		15		
		PVDD = 18V	Stereo	RL = 8Ω		7.5		
				RL = 4Ω		15		
		PVDD = 24V	Stereo	RL = 8Ω		7.5		
				RL = 4Ω		15		

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Total Harmonic Distortion Plus Noise	THD+N	MAX9736A, P _{OUT} = 4W, f = 1kHz, PWM modulation mode, R _L = 8Ω		0.04		%	
		MAX9736B, P _{OUT} = 2W, f = 1kHz, PWM modulation mode, R _L = 8Ω		0.04			
Signal-to-Noise Ratio	SNR	A-weighted	MAX9736A, P _{OUT} = 8W, R _L = 8Ω	96.5		dB	
			MAX9736B, P _{OUT} = 6W, R _L = 8Ω	97			
Noise	V _N	A-weighted (Note 9)	MAX9736A	120		μV _{RMS}	
			MAX9736B	100			
Crosstalk		L to R, R to L, P _{OUT} = 1W, f = 1kHz, R _L = 8Ω		100		dB	
Efficiency	η	P _{OUT} = 8W, MAX9736A, P _{VDD} = 12V, R _L = 8Ω		88		%	
Click-and-Pop Level	K _{CP}	Peak voltage, 32 samples/second, A-weighted (Notes 9 and 10)	Into mute	36		dBV	
			Out of mute	36			
Switching Frequency				270	300	330	kHz
Spread-Spectrum Bandwidth				±4			kHz
Thermal Shutdown Level				160			°C
Thermal Shutdown Hysteresis				30			°C
Turn-On Time	t _{ON}			110			ms
DIGITAL INTERFACE							
Input Voltage High	V _{INH}			2			V
Input Voltage Low	V _{INL}					0.8	V
Input Voltage Hysteresis				50			mV
Input Leakage Current						±10	μA

3.4.2. Operating Specifications

Parameters	Symbol	Condition	Min	Typ	Max	Units
Standby Current		V _{EN} = 0V		260		μA
Quiescent Current				23		mA
Power Output		f = 1KHz, THD+N = 10%, 4Ω Load		20		W
		f = 1KHz, THD+N = 10%, 8Ω Load		10		W
THD+ Noise		P _{OUT} = 1W, f = 1KHz, 4Ω Load		0.16		%
		P _{OUT} = 1W, f = 1KHz, 8Ω Load		0.06		%
Efficiency		f = 1KHz, P _{OUT} = 1W, 4Ω Load		90		%
		f = 1KHz, P _{OUT} = 1W, 8Ω Load		95		%
Maximum Power Bandwidth				20		KHz
Dynamic Range				93		dB
Noise Floor		A-Weighted		190		μV
Power Supply Rejection		f = 1KHz		60		dB

3.5. Pinning

PIN	NAME	FUNCTION
1, 2	OUTL-	Left-Channel Negative Speaker Output
3	BOOT	Charge-Pump Output. Connect a 1 μ F charge-pump holding capacitor from BOOT to PGND.
4	MONO	Mono Select. Set MONO high for mono mode, low for stereo mode.
5	FBL	Left-Channel Feedback. Connect feedback resistor between FBL and INL to set amplifier gain.
6	INL	Stereo Left-Channel Inverting Input. In mono mode, INL is the inverting audio input for the mono amplifier.
7, 8, 17	N.C.	No Connection. Not internally connected. OK to connect to PGND.
9	MUTE	Mute Input. Drive MUTE low to place the device in mute mode.
10	SHDN	Shutdown Input. Drive SHDN low to place the device in shutdown mode.
11	REGEN	Internal Regulator Enable Input. Connect REGEN to SHDN to enable the internal regulator. Drive REGEN low to disable the internal regulator, and supply the device with an external 5V supply on VS. See the <i>Power-Supply Sequencing</i> section.
12	COM	Internal 2V Bias. Bypass COM to AGND with a 1 μ F capacitor.
13, 14	AGND	Analog Ground
15	REG	Internal Regulator Output. Bypass REG to AGND with a 1 μ F capacitor.
16	VS	5V Regulator Supply. Bypass VS to AGND with a 1 μ F capacitor. If REGEN is low, the internal regulator is disabled, and an external 5V supply must be connected to VS. See the <i>Power-Supply Sequencing</i> section.
18	INR	Stereo Right-Channel Inverting Audio Input. In mono mode, INR is the inverting audio input for the uncommitted preamplifier (see the <i>Mono Configuration</i> section for more details).
19	FBR	Right-Channel Feedback. Connect feedback resistor between FBR and INR to set amplifier gain.
20	MOD	Output Modulation Select. Sets the output modulation scheme: V _{MOD} = Low, classic PWM/fixed-frequency mode V _{MOD} = High, filterless modulation/spread-spectrum mode
21	C1N	Charge-Pump Flying-Capacitor Negative Terminal
22	C1P	Charge-Pump Flying-Capacitor Positive Terminal
23, 24	OUTR-	Right-Channel Negative Speaker Output
25, 26	OUTR+	Right-Channel Positive Speaker Output
27, 30	PVDD	Power Supply. Bypass each PVDD pin to ground with 0.1 μ F capacitors. Also, use a single 220 μ F capacitor between PVDD and PGND.
28, 29	PGND	Power Ground
31, 32	OUTL+	Left-Channel Positive Speaker Output
—	EP	Exposed Pad. Must be externally connected to PGND.

AUDIO AMPLIFIER STAGE WITH PT2333(2.5 WATT)

The PT2333 is a Class-D power amplifier designed for audio equipments, maximum output power can reach up to 2.5W (VDD=5V, RL=4 Ω , THD=10%). The PT2333 composed of exclusively designed Class-D circuitry (patented) by PTC, along with the most advanced semi-conductor technology. When compared to the traditional Class-AB amplifiers, the PT2333's has a much higher efficiency (>80%), low heat dissipation, and produces superior audio quality. PT2333's external circuitry is simple and easily accessible, and consists of flawless self-protection capabilities. The chip's packaging is small, thus it occupies an insignificant amount of space on the circuit board; therefore, making it the predominant choice when it comes to audio amplifiers.


Features

- CMOS technology
- Operating voltage range from 2.7V up to 5.5V
- Differential analog input
- Maximum output power 2.5W(4Ω) @ THD=10%
- Output low-pass LC filter is not required.
- Voltage gain determinate by the external resistor
- Contains shutdown function
- POP noises free in shutdown and power ON/OFF period
- Built-in short circuit protection
- Built-in overheat protection
- High efficiency (8Ω load >85%), low heat dissipation
- Available in MSOP 10-pin and WLCSP 9-pin miniature packages

Applications


- Cellular phone
- Portable media player
- GPS
- LCD monitor
- Small multimedia speakers
- Hand-free phone
- Laptop
- Other audio applications

Block Diagram



PT2333 Internal Block Diagram

MSOP-10 PACKAGE



Pin	I/O	Symbol	Description	Pin	I/O	Symbol	Description
1	Power	GND	Signal ground	6	Power	VDD1	Power input 1
2	I	INP	Positive input	7	O	OUTP	Positive output
3	I	INN	Negative input	8	Power	PGND	Power ground
4	Power	VDDA	Power input	9	O	OUTN	Negative output
5	I	SDB	Shutdown	10	Power	VDD2	Power input 2

POWER SUPPLY

The operating voltage for the PT2333 is from 2.5V to 6V, and there are several power input pins are VDDA, VDD1, and VDD2 (VDD2 is not presents in WCSP-9 package). In normal operations tight these pin together and at least 1 μ F bypass capacitor is necessary.

To prevent pop noises be heard during power or shutdown ON/OFF period, PT2333 built-in a under voltage detection circuit; If supply voltage constant exceeds 2.6V, the IC would temporarily go into mute state and next starts working; otherwise the IC will remain in the muted state. If the voltage drops below 2.5V during normal operation, the IC will be quickly muted to prevent pop noises happens.

4. POWER STAGE

The DC voltages required at various parts of the chassis and inverters are provided by a main power supply unit. The power supply generates 33V, 24V, 12V, 5V, 3,3V and 5V, 3,3V stand by mode DC voltages. Power stage which is on-chasis generates 1,26V stand by voltage and 8V, 2.5V, 2,6V, 1,8V and 1V supplies for other different parts of the chassis.

ADAPTOR USE (Optional)

The DC voltages required at various parts of the chassis and inverters are provided by an external power supply unit or produced on the chassis if an adapter is used for the supply. The 12V dc voltage is switched by IRF 7314 power mosfet in TV sets with mechanical switch to produce the required standby voltage. Also regulators and mosfets generate 1.8V, 3.3V and 5V and 1.26V voltages for other different parts of the chassis.

5. MICROCONTROLLER (MSTAR)

General Description

The MST6WB7GQ-3 is a high performance and fully integrated IC for multi-function LCD monitor/TV with resolutions up to full HD (1920x1080). It is configured with an integrated triple-ADC/PLL, an integrated DVI/HDCP/HDMI receiver, a multi-standard TV video and audio decoder, two video de-interlacers, two scaling engines, the MStarACE-3 color engine, an on-screen display controller, an 8-bit MCU and a built-in output panel interface. By use of external frame buffer, PIP/POP is provided for multimedia applications. Furthermore, 3-D video decoding and processing are fulfilled for high-quality TV applications. To further reduce system costs, the MST6WB7GQ-3 also integrates intelligent power management control capability for green-mode requirements and spread-spectrum support for EMI management.

5.1. Features

LCD TV controller with PIP/POP display functions

- Input supports up to UXGA & 1080P
- Panel supports up to full HD (1920x1080)
- TV decoder with 3-D comb filter
- Multi-standard TV sound demodulator and decoder
- 10-bit triple-ADC for TV and RGB/YPbPr
- 10-bit video data processing
- Integrated DVI/HDCP/HDMI compliant receiver
- High-quality dual scaling engines & dual 3-D video de-interlacers
- 3-D video noise reduction
- Full function PIP/PBP/POP
- MStarACE-3 picture/color processing engine
- Embedded On-Screen Display (OSD) controller engine
- Built-in MCU supports PWM & GPIO
- Built-in dual-link 8/10-bit LVDS transmitter
- 5-volt tolerant inputs
- Low EMI and power saving features
- 296-pin LQFP

NTSC/PAL/SECAM Video Decoder

- Supports NTSC M, NTSC-J, NTSC-4.43, PAL (B,D,G,H,M,N,I,Nc), and SECAM
- Automatic TV standard detection
- Motion adaptive 3-D comb filter for NTSC/PAL
- 8 configurable CVBS & Y/C S-video inputs
- Supports Teletext level-1.5, WSS, VPS, Closed-caption, and V-chip
- Macrovision detection
- CVBS video output

Video IF for Multi-Standard Analog TV

- Digital low IF architecture
- Stepped-gain PGA with 26 dB tuning range and 1 dB tuning resolution
- Maximum IF analog gain of 37dB in addition to digital gain
- Programmable TOP to accommodate different tuner gain to optimize noise and linearity performance

Multi-Standard TV Sound Decoder

- Supports BTSC/NICAM/A2/EIA-J demodulation and decoding
- FM stereo & SAP demodulation
- L/Rx4, mono, and SIF audio inputs
- L/Rx3 loudspeaker and line outputs
- Supports sub-woofer output
- Built-in audio output DAC's
- Audio processing for loudspeaker channel, including volume, balance, mute, tone, EQ, and virtual stereo/surround
- Optional advanced surround available (Dolby1, SRS2, BBE3... etc)

Digital Audio Interface

- I2S digital audio input & output
- S/PDIF digital audio input & output
- HDMI audio channel processing capability
- Programmable delay for audio/video synchronization

Analog RGB Compliant Input Ports

- Three analog ports support up to UXGA
- Supports HDTV RGB/YPbPr/YCbCr
- Supports Composite Sync and SOG (Sync-on-Green) separator
- Automatic color calibration

DVI/HDCP/HDMI Compliant Input Port

- Two HDMI input ports with built-in switch
- Supports TMDS clock up to 225MHz @ 1080P 60Hz with 12-bit deep-color resolution
- Single link on-chip DVI 1.0 compliant receiver
- High-bandwidth Digital Content Protection(HDCP) 1.1 compliant receiver

6. MPEG-2/MPEG-4 DVB Decoder (STi7101)

6.1. General Description


The STi7101 is a new generation, high-definition IDTV / set-top box / DVD decoder chip, and provides very high performance for low-cost HD systems. STx7101 includes an H.264 video decoder for new, low bit rate applications. Based on the Omega2 (STBus) architecture, this system-on-chip is a full back-end processor for digital terrestrial, satellite, cable, DSL and IP

client high-definition set-top boxes, compliant with ATSC, DVB, DIRECTV, DCII, OpenCable and ARIB BS4 specifications. It includes all processing for DVD applications.

The STx7101 demultiplexes, decrypts and decodes HD or SD video streams with associated multi-channel audio. Video is output to two independently formatted displays: a full resolution display intended for a TV monitor, and a downsampled display intended for a VCR or DVD-R. Connection to a TV or display panel can be analog through the DACs, or digital through a copy protected DVI/HDMI. Composite outputs are provided for connection to the VCR with Macrovision protection. Audio is output with optional PCM mixing to an S/PDIF interface, PCM interface, or through integrated stereo audio DACs. Digitized analog programs can also be input to the STx7101 for reformatting and display. The STx7101 includes a graphics rendering and display capability with a 2D graphics accelerator, three graphics planes and a cursor plane. A dual display compositor provides mixing of graphics and video with independent composition for each of the TV and VCR/DVD-R outputs. The STx7101 includes a stream merger to allow seven different transport streams from different sources to be merged and processed concurrently. Applications include DVR time-shifted viewing of a terrestrial program, while acquiring an EPG/data stream from a satellite or cable front end.

The flexible descrambling engine is compatible with required standards including DVB, DES, AES and Multi2. The STx7101 embeds a 266 MHz ST40-202 CPU for applications and device control. A dual DDR1 SDRAM memory interface is used for higher performance, to allow the video decoder the required memory bandwidth for HD H.264 and sufficient bandwidth for the CPU and the rest of the system. A second memory bus is also provided for flash memory, storing resident software, and for connection of peripherals. This bus also has a high speed synchronous mode that can be used to exchange data between two STx7101 devices. This can be used to connect a second STx7101 as a co-decoder for a dual TV STB application. A hard-disk drive (HDD) can be connected either to the serial ATA interface, or as an expansion drive through the USB 2.0 port.

The figure below shows the architecture of the STi7101.



6.2 Features

The STx7101 is a single-chip, high definition video decoder including:

- _ H.264 support
- _ Linux® and OS21 compatible ST40 CPU core: 266 MHz
- _ transport filtering and descrambling
- _ video decoder: H.264 (MPEG-4 part 10) and MPEG-2
- _ SVP compliant
- _ graphics engine and dual display: standard and highdefinition
- _ audio decoder
- _ DVD data retrieval and decryption

The STx7101 also features the following embedded interfaces:

- _ USB 2.0 host controller/PHY interface
- _ DVI/HDMI™ output
- _ digital audio and video auxiliary inputs
- _ low-cost modem
- _ 100BT ethernet controller with integrated MAC and MII/ RMI interface for external PHY
- _ serial ATA (SATA)

Processor subsystem

- _ ST40 32-bit superscaler RISC CPU
- _ 266 MHz, 2-way set associative 16-Kbyte ICache, 32-Kbyte DCache, MMU
- _ 5-stage pipeline, delayed branch support
- _ floating point unit, matrix operation support
- _ debug port, interrupt controller

Transport subsystem

- _ TS merger/router
- _ 2 serial/parallel inputs
- _ 1 bidirectional interface
- _ merging of 3 external transport streams
- _ transport streams from memory support
- _ NRSS-A module interface
- _ TS routing for DVB-CI and CableCARD modules
- _ Programmable transport interfaces (PTIs)
- _ two programmable transport interfaces
- _ two transport stream demultiplexers: DVB, DIRECTV®, ATSC, ARIB, OpenCable, DCII
- _ integrated DES, AES, DVB and Multi2 descramblers
- _ NDS random access scrambled stream protocol (RASP) compliant
- _ NDS ICAM CA
- _ support for VGS, Passage and DVS042 residue handling

Video/graphics subsystem

- _ H.264(MPEG-4 part 10) main and high profile level 4.1/MPEG-2 MP@HL video decoder
- _ advanced error concealment and trick mode support
- _ dual MPEG-2 MP@HL decode
- _ SD digital video input
- _ Displays
 - _ one HD display multi format capable (1080I, 720P, 480P/576P, 480I/576I)
 - analog HD output RGB or YPbPr
 - HDMI encoded output
 - _ one standard-definition display
 - analog SD output: YPbPr or YC and CVBS
- _ Gamma 2D/3D graphics processor
- _ triple source 2D gamma blitter engine
- _ alpha blending and logical operations
- _ color space and format conversion
- _ fast color fill
- _ arbitrary resizing with high quality filters
- _ acceleration of direct drawing by CPU
- _ Gamma compositor and video processor
- _ 7-channel mixer for high definition output
- _ independent 2-channel mixer for SD output
- _ 3 graphic display planes
- _ high-quality video scaler

- _ motion and detail adaptive deinterlacer
- _ linear resizing and format conversions
- _ horizontal and vertical filtering
- _ Copy protection
- _ HDMI /HDCP copy protection hardware
- _ SVP compliant
- _ Macrovision® copy protection for 480I, 480P, 576I, 576P outputs
- _ DTCP-IP
- _ AWG-based DCS analog copy protection

Audio subsystem

- _ Digital audio decoder
- _ support for all the most popular audio standards including MPEG-1 layer I/II, MPEG-2 layer II, MPEG-2 AAC, MPEG-4 AAC LC 2-channel/5.1 channel MPEG-4 AAC+SBR 2-channel/5.1 channel, Dolby® Digital EX, Pro Logic® II, MLP™ and DTS®
- _ PCM mixing with internal or external source and sample rate conversion
- _ 6- to 2-channel downmixing
- _ PCM audio input
- _ independent multichannel PCM output, S/PDIF output and analog output
- _ Stereo 24-bit audio DAC for analog output
- _ IEC958/IEC1937 digital audio output interface (S/PDIF)
- _ CSS/CPxM copy protection hardware Interfaces
- _ External memory interface (EMI)
- _ 16-bit interface supporting ROM, flash, SFlash, SRAM, peripherals
- _ access in 5 banks
- _ high speed synchronous mode for interconnecting two STx7101 devices
- _ External microprocessor interface (EMPI)
- _ 32-bit MPX satellite, target-only interface,
- _ synchronous operation at MPX clock speed, capable of 100 MHz,
- _ Dual local memory interface (LMI)
- _ dual interface (2 x 32-bit) for DDR1 200-MHz (DDR400) memories,
- _ supports 128-, 256- and 512-Mbit devices
- _ USB 2.0 host controller/PHY interface
- _ Serial ATA hard-disk drive support
- _ record and playback with trick modes
- _ pause and time shifting, watch and record
- _ 100BT Ethernet controller, MAC and MII/RMII
- _ On-chip peripherals
- _ 4 ASCs (UARTs) with Tx and Rx FIFOs, two of which can be used in smartcard interfaces
- _ 2 smartcard interfaces and clock generators (improved to reduce external circuitry)
- _ 3 SSCs for I²C/SPI master slaves interfaces
- _ serial communications interface (SCIF)
- _ 2 PWM outputs
- _ teletext serializer and DMA module
- _ 6 banks of general purpose I/O, 3.3 V tolerant
- _ SiLabs line-side (DAA) interface
- _ modem analog front end (MAFE) interface
- _ infrared transmitter/receiver supporting RC5, RC6 and RECS80 codes

- _ UHF remote receiver input interface
- _ interrupt level controller and external interrupts, 3.3 V tolerant
- _ low power/RTC/watchdog controller
- _ integrated VCXO
- _ DiSEqC 2.0 interface
- _ PWM capture/compare functions
- _ Flexible multi-channel DMA Services and package
- _ JTAG/TAP interface, ST40 toolset support, ST231 toolset support
- _ Package
- _ 35 x 35 PBGA, 580 + 100 balls (standard version)

6.3 Absolute Maximum Ratings

Symbol	Parameter	Min	Typical	Max	Units
Tstg	Storage temperature	- 60		150	°C
VDDE2V5	Digital 2.5 volt power supply	2.2	2.5	2.7	V
VDDE3V3	Digital 3.3 volt power supply	3.0	3.3	3.6	V
VDD	Digital core power supply	0.9	1.0	1.1	V

I/O specifications 3.3 volt pads

Symbol	Parameter	Min	Typ	Max	Units
Vil	Low level input voltage	-	-	0.8	V
Vih	High level input voltage	2	-	-	V
Vhyst	Schmitt trigger hysteresis	300	-	800	mV
Vol	Low level output voltage	-	-	0.3	V
Voh	High level output voltage	Vdde3v3 - 0.3	-	-	V
Ipu	Pull-up current (conditions Vi = 0V)	44	-	122	µA
Ipd	Pull-down current (conditions Vi = VDDE3V3)	29	-	122	µA
Rpu	Equivalent pull-up resistance (conditions Vi = 0V)	29	-	67	kΩ
Rpd	Equivalent pull-down resistance (conditions Vi = VDDE3V3)	29	-	103	kΩ

I/O specifications 2.5 volt pads

Symbol	Parameter	Min	Typ	Max	Units
Vil	Low level input voltage	-	-	0.7	V
Vih	High level input voltage	1.7	-	-	V
Vhyst	Schmitt trigger hysteresis	363	-	577	mV

7 DVB-T DEMODULATOR – STV0362


8.1 General Description

The STv0362 is a single-chip demodulator using coded orthogonal frequency division multiplexing (COFDM) and is intended for digital terrestrial receivers using compressed video, sound and data services. It converts IF or baseband differential signals to MPEG-2 format by processing OFDM carriers.

The STv0362 is fully compliant with the DVB-T specification (ETS 300 744) and NorDig Unified specification. The chip implements all the functions to convert the signals from the IF or direct conversion tuner, to produce the MPEG-2 transport stream output; in terms of IF tuner configuration, the chip is compatible with the popular STV0360/STV0361. The STv0362 offers improved performance over the STV0360 with respect to:

- channel estimation and correction,
- an extended CRL frequency and TRL timing offset,
- additional features such as:
 - synchronization for echo outside GI,
 - impulse noise rejection,
 - PLL allowing 4 MHz quartz usage.

The STv0362 processes 2, 4 and 8 K modes and integrates two A/D converters capable of handling up to 64 QAM carriers in a direct IF or zero IF sampling architecture. This eliminates the need for an external downconverter. A 12-bit ADC, intended for RF signal strength indication, eliminates the need for external components when using wide-band AGC tuners. In addition to the demodulation and forward error correction (FEC) functions required for recovery of the QAM modulated bit streams with very low BER, the chip also includes several features that give easy and immediate access to various quality monitoring parameters or lock status. The STv0362 also provides delayed AGC and a noise-free I2C bus dedicated to tuner control, which facilitate the design of high quality integrated receiver decoders. The STv0362 outputs an error-corrected MPEG-2 transport stream that complies with the DVB common interface format with programmable data clock frequency.



The STv0362 features the full DVB-T and DVB-H standards framing structure, channel coding and modulation. The symbol, timing and carrier recovery loops are fully digital and sized with regard to the state-of-the-art RF down-converting devices.

The STv0362 is compatible with direct conversion tuners featuring two differential ADC for I and Q channels. The tuner baseband power is controlled by a classic AGC loop, and the radio frequency level is monitored by a dedicated single-ended 8-bit ADC. It is recommended the RF power is left under the tuner's control, but it can be derived from baseband power by a dedicated power split algorithm. If required, the tuner serial I2C bus can be isolated by the STv0362 I2C bus repeater.

The terrestrial DVB-T network can be subjected to several interference sources which are the neighboring digital and analog channels, as well as the in-band analog channels. The STv0362 cancels these interference sources as well removing the effects of impulse noise. The channel equalization is capable of static and dynamic echo cancelling even in severe urban environments. The embedded algorithms are enhanced to cope with out-of-guard interval echoes; specific channel quality monitoring is available for acquisition and survey. The specific power handling constraints are primarily addressed by both technology and clock rate management. The efficiency of channel acquisition and re-acquisition, minimizes power consumption.

8.2 Features

- Compatible with direct conversion (ZIF) and IF tuners
 - Wide range carrier tracking loop for offset recovery
 - Dual analog to digital conversion for IQ baseband interface
 - Signal strength indicator dedicated ADC
 - Dual $\Sigma\Delta$ digital split AGC for RF and BB
 - Flexible clock generation to operate with 4 MHz to 27 MHz external reference
- Channel management
 - NorDig Unified Specification (v1.0.2) capable
 - Dynamic fading compatible
 - Urban environment compatible
 - Channel reception quality indicator
 - Out of guard interval echoes compatible
 - Impulsive noise rejection capable
 - Outstanding adjacent and co-channel rejection capability with integrated channel filters
- Digital carrier, timing and symbol recovery loops
- Decoding
 - 2K, 4K, 8K FFT length
 - 6, 7 and 8 MHz channels bandwidth
 - 1/4, 1/8, 1/16, 1/32 guard interval length
 - QPSK - 16 QAM - 64 QAM modulations
 - Hierarchical capability
 - TPS decoding
 - Viterbi soft decoder rate 1/2
 - Puncture rates are 1/2, 2/3, 3/4, 5/6, 7/8
 - Outer Reed-Solomon decoder as per DVB-T system
 - Energy dispersal descrambler
- Technology
 - Low power CMOS process (90nm)
 - Multi supply: 1.0 V core, 2.5 V analog, 3.3 V digital interface
 - TQFP64 7x7x1.0 mm
 - Power consumption: 350 mW (typ),
 - Standby < 80 mW

- Data to transport decoder
 - DVB common interface compliant
 - 12-bit parallel and 5-bit serial data interface with data on D7 (packet error private line)
 - Automatic regulation of the transport bit rate with regard to transport clock
 - Up to 33 Mbit/s payload data rate
- I2C serial bus interface
 - Fast I2C up to 400 kHz slave interface
 - Four possible slave addresses
 - Up to 400 kbit/s private repeater for tuner isolation
- GPIOs and interruption line
 - Lock indicators: AGC, symbol, TPS, VITERBI-decoder and transport synchronization
 - $\Sigma\Delta$ analog and logical levels generation
- Monitoring through I2C serial interface
 - C/N estimator
 - Constellation and frequency response display
 - BER and PER estimator

8.3 Absolute Maximum Rating

Symbol	Parameter	Value	Unit
V _{dd_1v0}	DC supply voltage	-0.1, +2.2	V
V _{dd_2v5}	DC supply voltage	-0.25, +2.75	V
V _{dd_3v3}	DC supply voltage	-0.3, +3.63	V
V _{in}	Voltage on input pins	-0.3, V _{dd_3v3} +0.3	V
t _{oper}	Operating ambient temperature	-10, +70	°C
t _{stg}	Storage temperature	-40, +150	°C
t _j	Junction temperature	+125	°C

1. These are maximum limits. Exceeding them may result in permanent damage to the device.
Operation at these limits is not intended.

Symbol	Parameter	Maximum value	Unit
r _{th(j-a)}	Junction-ambient thermal resistance	21 ¹	°C/W
r _{th(j-c)}	Junction-case thermal resistance	TBD	°C/W

1. Four-layer PCB

Symbol	Parameter	Min	Typ	Max	Unit
Supply					
V _{dd_1v0}	Digital core supply voltage	0.9	1.0	1.1	V
V _{dd_3v0}	Digital pads supply voltage	3.0	3.3	3.6	V
V _{dda_1v0}	Analog supply voltage	0.9	1.0	1.1	V
V _{dda_2v5}	Analog supply voltage	2.25	2.5	2.75	V
I/Os					
V _{il} V _{ih}	Input logic low Input logic high	-0.5 2.0		0.8 3.6	V V
V _{ol} V _{oh}	Output logic low Output logic high	-0.5 2.4		0.3 3.6	V V
I _{lk}	Input leakage current (V _{in} = 0 V to 3.3 V)	TBD	TBD	TBD	μA
I _{ol}	Output sink current	TBD	TBD	TBD	μA

Symbol	Parameter	Min	Typ	Max	Unit
f _{clk_in}	CLKI or XTAL frequency	4	27	28	MHz
I _{dd_1V0}	Current consumption (1.0 V)		TBD		mA
I _{dd_3V3}	Current consumption (3.3 V)		TBD		mA
I _{dd_2V5}	Current consumption (2.5 V)		TBD		mA
P _{max}	Maximum power			350	mW

8.4 Pinning

Pin number	Name	Pin number	Name
1	RF_LEVEL	33	D0
2	VDDA_2V5	34	VDD_3V3
3	QP	35	D1
4	QM	36	D2
5	VDDA_1S0	37	D3
6	VDDA_2V5	38	VDD_1V0
7	REFP	39	D4
8	REFM	40	D5
9	INCM	41	VDD_3V3
10	IM	42	D6
11	IP	43	D7
12	VDDA_1V0	44	CLK_OUT
13	VDDA_2V5	45	VDD_1V0
14	XTAL_O	46	STR_OUT
15	XTAL_I	47	D/NOT_P
16	VDDA_2V5	48	ERROR
17	AGC_IF	49	GPIO1
18	AGC_RF	50	VDD_3V3
19	VDD_1V0	51	VDD_1V0
20	SCLT	52	GPIO8
21	SDAT	53	GPIO7
22	VDD_3V3	54	GPIO6
23	AUX_CLK	55	VDD_1V0
24	VDD_1V0	56	VDD_3V3
25	CS0	57	GPIO5
26	CS1	58	GPIO4
27	GPIO0	59	GPIO3
28	VDD_3V3	60	GPIO2
29	SDA	61	GPIO9
30	SCL	62	VDD_1V0
31	VDD_1V0	63	VDD_3V3
32	NOT_RESET	64	TEST

8 DVB-C DEMODULATOR – STV0297E

8.1 General Description

The STV0297E is a complete single-chip QAM (quadrature amplitude modulation) demodulation and FEC (forward error correction) solution that performs sampled IF to transport stream (MPEG-2 or MPEG-4) block processing of QAM signals. It is intended for the digital transmission of compressed television, sound, and data services over cable. It is fully compliant with ITU-T J83 Annexes A/C or DVB-C specification bitstreams (ETS 300 429, "Digital broadcasting systems for television, sound and data services – Framing structure, channel coding and modulation - Cable Systems"). It can handle square (16, 64, 256-QAM) and non-square (32, 128-QAM) constellations. Japanese DBS systems require a transport stream multiplex frame (TSMF) layer to carry digital signals over cable systems. When the recovered transport stream is a multiplex frame, the STV0297E post-processes it to extract a single transport stream. Automatic detection of the TSMF layer is provided. The chip integrates an analog-to-digital converter that delivers the required performance to handle up to 256-QAM signals in a direct IF sampling architecture, thus eliminating the need for external downconversion.

8.2 Features

- Decodes ITU-T J.83-Annexes A/C and DVB-C bit streams
- Processes Japanese transport stream multiplex frame (TSMF)
- High-performance integrated A/D converter suitable for direct IF architecture in all QAM (quadrature amplitude modulation) modes
- Supports 16, 32, 64, 128 and 256 point constellations
- Small footprint package: (10 x 10 mm²)
- Very low power consumption
- Full digital demodulation
- Variable symbol rates
- Front derotator for better low symbol rate performance and relaxed tuner constraints
- Integrated matched filtering
- Robust integrated adaptive pre and post equalizer
- On-chip FEC A/C with ability to bypass individual blocks
- 10 programmable GPIO
- Two AGC outputs suitable for delayed AGC applications (sigma-delta outputs)
- Integrated signal quality monitors, plus lock indicator and interrupt function mapped to GPIO pin
- Improved signal acquisition
- System clock generated on-chip from quartz crystal
- Low frequency crystal operations 4, 16, 25 - 30 MHz
- 4 I2C addresses
- Easy control and monitoring via 2-wire fast I2C bus

8.3 Absolute Maximum Ratings

Symbol	Parameter	Value	Unit
V _{DD_1V0}	DC supply voltage	-0.1, +1.1	V
V _{DD_2V5}	DC supply voltage	-0.25, +2.75	V
V _{DD_3V35}	DC supply voltage	-0.5, +3.63	
V _{IN_D}	Voltage on digital input pins	-0.3, V _{DD_3V3} + 0.3	V
V _{IN_A}	Voltage on analog input pins	0.3, V _{DD_2V5} + 0.3	V
T _{OPER}	Operating ambient temperature	0, +70	°C
T _{STG}	Storage temperature	-40, +150	°C
T _J	Junction temperature	+125	°C

8.4 Pinning

Pad num	Name	Type	Drive	Pad num	Name	Type	Drive
1	GPIO9	digital	2mA	33	GPIO3/SCLT	digital	2mA
2	GPIO8	digital	2mA	34	GPIO2	digital	2mA
3	TDI	digital	2mA	35	GPIO1/AGC1	digital	2mA
4	TDO	digital	2mA	36	GPIO0/AGC2	digital	2mA
5	TRST	digital	2mA	37	VDD	dig. supply	
6	TCK	digital	2mA	38	GND	dig. supply	
7	TMS	digital	2mA	39	VDD_IO_3V3	dig. supply 3.3v	
8	GPIO7/AUX_CLK	digital	2mA	40	GNDAS_AD	analog gnd	
9	N_RESET	digital	2mA	41	INM	analog	
10	VDD	dig. supply		42	INP	analog	
11	GND	dig. supply		43	VCCAISO_D	anal. 2.5v supply	
12	VDD_IO_3V3	dig. supply 3.3v		44	INCM	analog	
13	GPIO6/CS0	digital	2mA	45	REFM	analog	
14	GPIO5/CS1	digital	2mA	46	REFP	analog	
15	SDA	digital	2mA	47	GNDA_AD12	analog ground	
16	SCL	digital	2mA	48	VCCA_AD12	analog supply	
17	M_CKOUT	digital	4mA	49	GNDD_AD12	analog ground	
18	M_SYNC	digital	2mA	50	VCCD_AD12	anal. 1.0v supply	
19	M_VALID	digital	4mA	51	GNDA_PLL	analog ground	
20	M_ERR	digital	2mA	52	VCCA_PLL	anal. 2.5v supply	
21	TS_DATA[0]	digital	4mA	53	GNDD_PLL	analog ground	
22	TS_DATA[1]	digital	2mA	54	VCCD_PLL	anal.1.0v supply	
23	TS_DATA[2]	digital	2mA	55	ZO		
24	TS_DATA[3]	digital	2mA	56	VCCA_OSC	anal. 2.5v supply	
25	VDD	dig. supply		57	A		
26	GND	dig. supply		58	GNDA_OSC	analog ground	
27	VDD_IO_3V3	dig. supply 3.3v		59	VBASE		
28	TS_DATA[4]	digital	2mA	60	VDD10REG		
29	TS_DATA[5]	digital	2mA	61	VDD	dig. supply	
30	TS_DATA[6]	digital	2mA	62	GND	dig. supply	
31	TS_DATA[7]	digital	4mA	63	VDD_IO_3V3	dig. supply 3.3v	
32	GPIO4/SDAT	digital	2mA	64	CLK_TST	digital	4mA

9 HY5DV281622DT-5 DDR SDRAM 128M

9.1 General Description

The Hynix HY5DV281622 is a 134,217,728-bit CMOS Double Data Rate(DDR) Synchronous DRAM, ideally suited for the point-to-point applications which requires high bandwidth. The Hynix 8Mx16 DDR SDRAMs offer fully synchronous operations referenced to both rising and falling edges of the clock. While all addresses and control inputs are latched on the rising edges of the CK (falling edges of the /CK), Data, Data strobes and Write data masks inputs are sampled on both rising and falling edges of it. The data paths are internally pipelined and 2-bit prefetched to achieve very high bandwidth. All input and output voltage levels are compatible with SSTL_2.

9.2 Features

- 3.3V for VDD and 2.5V for VDDQ power supply
- All inputs and outputs are compatible with SSTL_2 interface
- JEDEC standard 400mil 66pin TSOP-II with 0.65mm pin pitch
- Fully differential clock inputs (CK, /CK) operation
- Double data rate interface
- Source synchronous - data transaction aligned to bidirectional data strobe (DQS)
- x16 device has 2 byte-wide data strobes (LDQS, UDQS) per each x8 I/O
- Data outputs on DQS edges when read (edged DQ) Data inputs on DQS centers when write (centered DQ)
- Data(DQ) and Write masks(DM) latched on the both rising and falling edges of the data strobe
- All addresses and control inputs except Data, Data strobes and Data masks latched on the rising edges of the clock
- Write mask byte controls by LDM and UDM
- Programmable /CAS latency 3 / 4 supported
- Programmable Burst Length 2 / 4 / 8 with both sequential and interleave mode
- Internal 4 bank operations with single pulsed /RAS
- tRAS Lock-Out function supported
- Auto refresh and self refresh supported
- 4096 refresh cycles / 32ms
- Full, Half and Matched Impedance(Weak) strength driver option controlled by EMRS

9.3 Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Ambient Temperature	TA	0 ~ 70	°C
Storage Temperature	TSTG	-55 ~ 125	°C
Voltage on Any Pin relative to VSS	VIN, VOUT	-0.5 ~ 3.6	V
Voltage on VDD relative to VSS	VDD	-0.5 ~ 3.6	V
Voltage on VDDQ relative to VSS	VDDQ	-0.5 ~ 3.6	V
Output Short Circuit Current	IOS	50	mA
Power Dissipation	PD	1	W
Soldering Temperature - Time	TSOLDER	260 · 10	°C · sec

9.4 Pinning

PIN	TYPE	DESCRIPTION
CK, /CK	Input	Clock: CK and /CK are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of /CK. Output (read) data is referenced to the crossings of CK and /CK (both directions of crossing).
CKE	Input	Clock Enable: CKE HIGH activates, and CKE LOW deactivates internal clock signals, and device input buffers and output drivers. Taking CKE LOW provides PRECHARGE POWER DOWN and SELF REFRESH operation (all banks idle), or ACTIVE POWER DOWN (row ACTIVE in any bank). CKE is synchronous for POWER DOWN entry and exit, and for SELF REFRESH entry. CKE is asynchronous for SELF REFRESH exit, and for output disable. CKE must be maintained high throughout READ and WRITE accesses. Input buffers, excluding CK, /CK and CKE are disabled during POWER DOWN. Input buffers, excluding CKE are disabled during SELF REFRESH. CKE is an SSTL_2 input, but will detect an LVCMOS LOW level after Vdd is applied.
/CS	Input	Chip Select : Enables or disables all inputs except CK, /CK, CKE, DQS and DM. All commands are masked when CS is registered high. CS provides for external bank selection on systems with multiple banks. CS is considered part of the command code.
BA0, BA1	Input	Bank Address Inputs: BA0 and BA1 define to which bank an ACTIVE, Read, Write or PRECHARGE command is being applied.
A0 ~ A11	Input	Address Inputs: Provide the row address for ACTIVE commands, and the column address and AUTO PRECHARGE bit for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 is sampled during a precharge command to determine whether the PRECHARGE applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by BA0, BA1. The address inputs also provide the op code during a MODE REGISTER SET command. BA0 and BA1 define which mode register is loaded during the MODE REGISTER SET command (MRS or EMRS).
/RAS, /CAS, /WE	Input	Command Inputs: /RAS, /CAS and /WE (along with /CS) define the command being entered.
LDM, UDM	Input	Input Data Mask: DM(LDM,UDM) is an input mask signal for write data. Input data is masked when DM is sampled HIGH along with that input data during a WRITE access. DM is sampled on both edges of DQS. Although DM pins are input only, the DM loading matches the DQ and DQS loading. LDM corresponds to the data on DQ0-Q7; UDM corresponds to the data on DQ8-Q15.
LDQS, UDQS	I/O	Data Strobe: Output with read data, input with write data. Edge aligned with read data, centered in write data. Used to capture write data. LDQS corresponds to the data on DQ0-Q7; UDQS corresponds to the data on DQ8-Q15.
DQ0 ~ DQ15	I/O	Data input / output pin : Data Bus
VDD/VSS	Supply	Power supply for internal circuits and input buffers.
VDDQ/VSSQ	Supply	Power supply for output buffers for noise immunity.
VREF	Supply	Reference voltage for inputs for SSTL interface.
NC	NC	No connection.

10 HY5DU561622ETP-5 DDR SDRAM 256M

11.1 General Description

The Hynix HY5DU561622DTP is a 268,435,456-bit CMOS Double Data Rate(DDR) Synchronous DRAM, ideally suited for the point-to-point applications which requires high bandwidth. The Hynix 16Mx16 DDR SDRAMs offer fully synchronous operations referenced to both rising and falling edges of the clock. While all addresses and control inputs are latched on the rising edges of the CK (falling edges of the /CK), Data, Data strobes and Write data masks inputs are sampled on both rising and falling edges of it. The data paths are internally pipelined and 2-bit prefetched to achieve very high bandwidth. All input and output voltage levels are compatible with SSTL_2.

11.2 Features

- 2.5V +/-5% VDD and VDDQ power supply supports 200 / 166MHz
- All inputs and outputs are compatible with SSTL_2 interface
- JEDEC standard 400mil 66pin TSOP-II with 0.65mm pin pitch
- Fully differential clock inputs (CK, /CK) operation
- Double data rate interface
- Source synchronous - data transaction aligned to bidirectional data strobe (DQS)
- x16 device has 2 byte-wide data strobes (LDQS,UDQS) per each x8 I/O
- Data outputs on DQS edges when read (edged DQ)
Data inputs on DQS centers when write (centered DQ)
- Data(DQ) and Write masks(DM) latched on the both rising and falling edges of the data strobe
- All addresses and control inputs except Data, Data strobes and Data masks latched on the rising edges of the clock
- Write mask byte controls by LDM and UDM
- Programmable /CAS latency 3 / 4 supported
- Programmable Burst Length 2 / 4 / 8 with both sequential and interleave mode
- Internal 4 bank operations with single pulsed /RAS
- tRAS Lock-Out function supported
- Auto refresh and self refresh supported
- 8192 refresh cycles / 64ms
- Full, Half and Matched Impedance(Weak) strength driver option controlled by EMRS

11.3 Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Ambient Temperature	TA	0 ~ 70	°C
Storage Temperature	TSTG	-55 ~ 125	°C
Voltage on Any Pin relative to VSS	VIN, VOUT	-0.5 ~ 3.6	V
Voltage on VDD relative to VSS	VDD	-0.5 ~ 3.6	V
Voltage on VDDQ relative to VSS	VDDQ	-0.5 ~ 3.6	V
Output Short Circuit Current	IOS	50	mA
Power Dissipation	PD	1	W
Soldering Temperature - Time	TSOLDER	260 · 10	°C · sec

Note : Operation at above absolute maximum rating can adversely affect device reliability

11.4 Pinning


PIN	TYPE	DESCRIPTION
CK, /CK	Input	Clock: CK and /CK are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of /CK. Output (read) data is referenced to the crossings of CK and /CK (both directions of crossing).
CKE	Input	Clock Enable: CKE HIGH activates, and CKE LOW deactivates internal clock signals, and device input buffers and output drivers. Taking CKE LOW provides PRECHARGE POWER DOWN and SELF REFRESH operation (all banks idle), or ACTIVE POWER DOWN (row ACTIVE in any bank). CKE is synchronous for POWER DOWN entry and exit, and for SELF REFRESH entry. CKE is asynchronous for SELF REFRESH exit, and for output disable. CKE must be maintained high throughout READ and WRITE accesses. Input buffers, excluding CK, /CK and CKE are disabled during POWER DOWN. Input buffers, excluding CKE are disabled during SELF REFRESH. CKE is an SSTL_2 input, but will detect an LVCMOS LOW level after V _{dd} is applied.
/CS	Input	Chip Select : Enables or disables all inputs except CK, /CK, CKE, DQS and DM. All commands are masked when CS is registered high. CS provides for external bank selection on systems with multiple banks. CS is considered part of the command code.
BA0, BA1	Input	Bank Address Inputs: BA0 and BA1 define to which bank an ACTIVE, Read, Write or PRECHARGE command is being applied.
A0 ~ A12	Input	Address Inputs: Provide the row address for ACTIVE commands, and the column address and AUTO PRECHARGE bit for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 is sampled during a precharge command to determine whether the PRECHARGE applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by BA0, BA1. The address inputs also provide the op code during a MODE REGISTER SET command. BA0 and BA1 define which mode register is loaded during the MODE REGISTER SET command (MRS or EMRS).
/RAS, /CAS, /WE	Input	Command Inputs: /RAS, /CAS and /WE (along with /CS) define the command being entered.
LDM, UDM	Input	Input Data Mask: DM(LDM,UDM) is an input mask signal for write data. Input data is masked when DM is sampled HIGH along with that input data during a WRITE access. DM is sampled on both edges of DQS. Although DM pins are input only, the DM loading matches the DQ and DQS loading. LDM corresponds to the data on DQ0-Q7; UDM corresponds to the data on DQ8-Q15.
LDQS, UDQS	I/O	Data Strobe: Output with read data, input with write data. Edge aligned with read data, centered in write data. Used to capture write data. LDQS corresponds to the data on DQ0-Q7; UDQS corresponds to the data on DQ8-Q15.
DQ0 ~ DQ15	I/O	Data input / output pin : Data Bus
VDD/VSS	Supply	Power supply for internal circuits and input buffers.
VDDQ/VSSQ	Supply	Power supply for output buffers for noise immunity.
VREF	Supply	Reference voltage for inputs for SSTL interface.
NC	NC	No connection.

11 STE100P Ethernet PHY

11.1 General Description

The STE100P, also referred to as STEPHY1, is a high performance Fast Ethernet physical layer interface for 10Base-T and 100Base-TX applications. It was designed with advanced CMOS technology to provide a Media Independent Interface (MII) for easy attachment to 10/100 Media Access Controllers (MAC) and a physical media interface for 100Base-TX of IEEE802.3u and 10Base-T of IEEE802.3.

The STEPHY1 supports both half-duplex and full-duplex operation, at 10 and 100 Mbps operation. Its operating mode can be set using auto-negotiation, parallel detection or manual control. It also allows for the support of auto-negotiation functions for speed and duplex detection.



11.2 Features

- IEEE802.3u 100Base-TX and IEEE802.3 10Base-T compliant
- Support for IEEE802.3x flow control
- IEEE802.3u Auto-Negotiation support for 10Base-T and 100Base-TX
- MII interface
- Standard CSMA/CD or full duplex operation supported
- Integrates the whole Physical layer functions of 100Base-TX and 10Base-T

- Provides Full-duplex operation on both 100Mbps and 10Mbps modes
- Provides Auto-negotiation(NWAY) function of full/half duplex operation for both 10 and 100 Mbps
- Provides MLT-3 transceiver with DC restoration for Base-line wander compensation
- Provides transmit wave-shaper, receive filters, and adaptive equalizer
- Provides loop-back modes for diagnostic
- Builds in Stream Cipher Scrambler/ De-scrambler and 4B/5B encoder/decoder
- Supports external transmit transformer with turn ratio 1:1
- Supports external receive transformer with turn ratio 1:1
- Standard 64-pin QFP package pinout

11.3 Absolute Maximum Ratings

Parameter	Value
Supply Voltage(V _{CC})	-0.5 V to 7.0 V
Input Voltage	-0.5 V to V _{CC} + 0.5 V
Output Voltage	-0.5 V to V _{CC} + 0.5 V
Storage Temperature	-65 °C to 150 °C(-85°F to 302°F)
Ambient Temperature	(-40)°C to +85°C)
ESD Protection	2000V

12.4 Pinning

Pin No.	Name	Type	Description
MII Data Interface			
52 58 57 56 55	txd4 txd3 txd2 txd1 txd0	I	Transmit Data. The Media Access Controller (MAC) drives data to the STE100P using these inputs. txd4 is monitored only in Symbol (5B) Mode. These signals must be synchronized to the tx_clk.
54	tx_en	I	Transmit Enable. The MAC asserts this signal when it drives valid data on the txd inputs. This signal must be synchronized to the tx_clk.
53	tx_clk	I/O	Transmit Clock. Normally the STE100P drives tx_clk. Refer to the Clock Requirements discussion in the Functional Description section. 25 MHz for 100 Mbps operation. 2.5 MHz for 10 Mbps operation.

Pin No.	Name	Type	Description
52	tx_er	I	Transmit Coding Error. The MAC asserts this input when an error has occurred in the transmit data stream. When the STE100P is operating at 100 Mbps, the STE100P responds by sending invalid code symbols on the line. In Symbol (5B) Mode this pin functions as txd4.
51 43 44 46 47	rx_d4 rx_d3 rx_d2 rx_d1 rx_d0	O	Receive Data. The STE100P drives received data on these outputs, synchronous to rx_clk. rx_d4 is driven only in Symbol (5B) Mode.
48	rx_dv	O	Receive Data Valid. The STE100P asserts This signal when it drives valid data on rxd. This output is synchronous to rx_clk.
51	rx_er	O	Receive Error. The STE100P asserts this output when it receives invalid symbols from the network. This signal is synchronous to rx_clk. In Symbol (5B) Mode this pin functions as rxd4.
49	rx_clk	O	Receive Clock. This continuous clock provides reference for rxd, rx_dv, and rx_er signals. Refer to the Clock Requirements discussion in the Functional Description section. 25 MHz for 100 Mbps operation. 2.5 MHz for 10 Mbps operation.
59	col	O	Collision Detected. The STE100P asserts this output when detecting a collision. This output remains High for the duration of the collision. This signal is asynchronous and inactive during full-duplex operation.
60	crs	O	Carrier Sense. During half-duplex operation (PR0:8=0), the STE100P asserts this output when either transmit or receive medium is non idle. During full duplex operation (PR0:8=1), crs is asserted only when the receive medium is non-idle.
III Control Interface			
42	mdc	I	Management Data Clock. Clock for the mdio serial data channel. Maximum frequency is 2.5 MHz.
41	mdio	I/O	Management Data Input/Output, Bi-directional serial data channel for PHY communication.
61	mdint	OD	Management Data Interrupt. When any bit in PR18 = 1, an active High output on this pin indicates status change in the corresponding bits in PR17. Interrupt is cleared by reading Register PR17. Requires MDC edge to output.
Physical (Twisted Pair) Interface			
12	x1	I	25 MHz reference clock input. When an external 25 MHz crystal is used, this pin will be connected to one terminal of it. If an external 25 MHz clock source of oscillator is used, then this pin will be the input pin of it.
11	x2	O	25 MHz reference clock output. When an external 25MHz crystal is used, this pin will be connected to another terminal of it. If an external clock source is used, then this pin should be left open.
21 23	txp txn	O	The differential Transmit outputs of 100Base-TX or 10Base-T, these pins directly output to the transformer.
19 18	rxp rxn	I	The differential Receive inputs of 100Base-TX or 10Base-T, these pins directly input from the transformer.

Pin No.	Name	Type	Description
15	iref	O	Reference Resistor connecting pin for reference current, directly connect a $5K\Omega \pm 1\%$ resistor to Vss.
38	ledr10	I/O	LED display for 10Ms/s link status. This pin will be driven on continually when 10Mb/s network operating speed is detected. The pull-up/pull-down status of this pin is latched into the PR20 bit 7 during power up/reset.
37	ledtr		LED display for Tx/Rx Activity status. This pin will be driven on at a 10 Hz blinking frequency when either effective receiving or transmitting is detected. The status of this pin is latched into the PR20 bit 6 during power up/reset.
36	ledl	I/O	LED display for Link Status. Blinks when there is TX or RX activity. This pin will be driven on continually when a good Link test is detected. The status of this pin is latched into the PR20 bit 5 during power up/reset.
35	ledc	I/O	LED display for Full Duplex or Collision status. This pin will be driven on continually when a full duplex configuration is detected. This pin will be driven on at a 20 Hz blinking frequency when a collision status is detected in the half duplex configuration. The status of this pin is latched into the PR20 bit 4 during power up/reset.
34	leds	I/O	LED display for 100Ms/s link status. This pin will be driven on continually when 100Mb/s network operating speed is detected. The status of this pin is latched into the PR20 bit 3 during power up/reset.
64	cfg0	I	Configuration Control 0. When A/N is enabled , cfg0 determines operating mode advertisement capabilities in combination with cfg1 when mf0/ PR0:12 =1. (See Table 2) When A/N is disabled , cfg1 disables mlt3 and directly affects PR19:0 When cfg0 is Low, mlt3 encoder/decoder is enabled and PR19:1 =0. When cfg0 is High, mlt3 encoder/decoder is bypassed and PR19:1 = 1.
63	cfg1	I	Configuration Control 1. When A/N is enabled , cfg1 determines operating mode advertisement capabilities in combination with cfg1 when mf0/ PR0:12 =1. (See Table 2) When A/N is disabled , CFG1 enables Loopback mode and directly affects PR0 bit 14. When cfg1 is Low, Loopback mode is disabled and PR0:14 = 0. When cfg1 is High, Loopback mode is enabled and PR0:14 = 1.
28	reset	I	Reset (Active-Low) . This input must be held low for a minimum of 1 ms to reset the STE100P. During Power-up, the STE100P will be reset regardless of the state of this pin, and this reset will not be complete until after >1ms.
29	rip	O	Reset In Progress . This output is used to indicate when the device has completed power-up/reset and the registers and functions can be accessed. When rip is High, power-up/reset has been successful and the device can be used normally When rip is Low, device reset is not complete.
8, 30,31, 32	nc		nc (No Connection)
26, 33	test, test_se		Test pins. Should be tied to ground for normal operation
27	pwrdwn	I	Power Down . When High, forces STE100P into Power Down mode. This pin is OR'ed with the Power Down bit (PR0:11). During the Power Down mode, txp/txn outputs and all LED outputs are 3-stated, and the MII interface is isolated.

Pin No.	Name	Type	Description																		
5 4 3 2 1	mf0 mf1 mf2 mf3 mf4	I	Multi-Function pins. Each mf pin internally drives different configuration functions. The functions of the five mf inputs are as shown in the table below. <table><tr><th>Pin</th><th>Function</th><th>Register & Bit Affected</th></tr><tr><td>mf0</td><td>Auto-Negotiation</td><td>PR0:12 ANE</td></tr><tr><td>mf1</td><td>Enable NRZ-NRZI conversion</td><td>PR19:7 ENNRZI</td></tr><tr><td>mf2</td><td>13/5B Coding enable</td><td>PR19:5 EN135B</td></tr><tr><td>mf3</td><td>Scrambler Operation Disable</td><td>PR19:4 DISCHM</td></tr><tr><td>mf4</td><td>10/100 Mbps Speed Select</td><td>PR0:13 SPSEL</td></tr></table> The logic level of mf0-4 will determine the value that the affected bits will have upon reset of the STE100P. The operating functions of cfg0, cfg1, and fde change depending on the state of mf0 (Auto-Negotiation enabled or disabled). Table 2 shows the relationship between cfg0, cfg1 and fde.	Pin	Function	Register & Bit Affected	mf0	Auto-Negotiation	PR0:12 ANE	mf1	Enable NRZ-NRZI conversion	PR19:7 ENNRZI	mf2	13/5B Coding enable	PR19:5 EN135B	mf3	Scrambler Operation Disable	PR19:4 DISCHM	mf4	10/100 Mbps Speed Select	PR0:13 SPSEL
Pin	Function	Register & Bit Affected																			
mf0	Auto-Negotiation	PR0:12 ANE																			
mf1	Enable NRZ-NRZI conversion	PR19:7 ENNRZI																			
mf2	13/5B Coding enable	PR19:5 EN135B																			
mf3	Scrambler Operation Disable	PR19:4 DISCHM																			
mf4	10/100 Mbps Speed Select	PR0:13 SPSEL																			
6	fde	I	Full-Duplex Enable. When A/N is enabled, fde determines full-duplex advertisement capability in combination with cfg0 and cfg1. (See Table 2) When A/N is disabled, fde directly affects full-duplex operation and determines the value of PR0 bit 8 (Full/Half Duplex Mode Select). When fde is High, full-duplex is enabled and PR0:8 = 1. When fde is Low, full-duplex is disabled and PR0:8 = 0.																		
Digital Power Pins																					
39, 45, 62			vcce, vcce/i																		
25, 40, 50			gnde, gnde/i																		
Analog Power Pins																					
9, 13, 16, 17, 22			vcca																		
7, 10, 14, 20, 24			gn da																		

12SAW FILTER

12.1 IF Filter for Audio Applications – Epcos K9656M

12.1.1 Standart:

- B/G
- D/K
- I
- L/L'


12.1.2 Features:

- TV IF audio filter with two channels
- Channel 1 (L') with one pass band for sound carriers at 40,40 MHz (L') and 39,75 MHz (L'- NICAM)

- Channel 2 (B/G,D/K,L,I) with one pass band for sound carriers between 32,35 MHz and 33,40 MHz


12.1.3 Pin configuration:

- 1 Input
- 2 Switching input
- 3 Chip carrier - ground
- 4 Output
- 5 Output




12.1.4 Frequency response:

Frequency response of channel 1



Frequency response of channel 2



12.2 IF Filter for Video Applications – Epcos K3958M

12.2.1 Standart:


- B/G
- D/K
- I
- L/L'

12.2.2 Features:



- TV IF filter with Nyquist slopes at 33.90 MHz and 38.90 MHz
- Constant group delay

Pin configuration:

- 1 Input
- 2 Input - ground
- 3 Chip - carrier ground
- 4 Output
- 5 Output



12.2.3 Frequency response:



132048-Bits Serial EEPROM – 24LC02

13.1 General Description

The 24LC01/02 is a 1K/2K-bit serial read/write non-volatile memory device using the CMOS floating gate process. Its 1024/2048 bits of memory are organized into 128/256 words and each word is 8 bits. The device is optimized for use in many industrial and commercial applications where low power and low voltage operation are essential. Up to eight HT24LC01/02 devices may be connected to the same two-wire bus. The HT24LC01/02 is guaranteed for 1M erase/write cycles and 40-year data retention.

13.2 Features

- Operating voltage: 2.4V~5.5V
- Low power consumption
- Operation: 5mA max.
- Standby: 5mA max.
- Internal organization
- 1K (HT24LC01):128'8
- 2K (HT24LC02): 256'8
- 2-wire serial interface
- Write cycle time: 5ms max.
- Automatic erase-before-write operation
- Partial page write allowed
- 8-byte Page write modes
- Write operation with built-in timer
- Hardware controlled write protection
- 40-year data retention
- 10⁶ erase/write cycles per word
- 8-pin DIP/SOP package
- 8-pin TSSOP (HT24LC02 only)
- Commercial temperature range (0°C to +70°C)

13.3 Electrical Specifications

DC Electrical Characteristics (V_{CC} = 2.7~5.5V, T_a = 25°C)

Symbol	Parameter	Conditions	24LC02		Units
			Min	Max	
I _{CC1}	Operating Current (Program)	SCL = 100KHz CMOS Input Levels	—	3	mA
I _{CC2}	Operating Current (Read)	SCL = 100KHz CMOS Input Levels	—	200	μA
I _{SB1}	Standby Current	SCL=SDA=0V, V _{CC} =5V	—	10	μA
I _{SB2}	Standby Current	SCL=SDA=0V, V _{CC} =3V	—	1	
I _{IL}	Input Leakage	V _{IN} = 0 V to V _{CC}	-1	+1	μA
I _{OL}	Output Leakage	V _{OUT} = 0 V to V _{CC}	-1	+1	μA
V _{IL}	Input Low Voltage**		-0.1	V _{CC} x 0.3	V
V _{IH}	Input High Voltage**		V _{CC} x 0.7	V _{CC} + 0.2	V
V _{OL1}	Output Low Voltage	I _{OL} = 2.1mA TTL	—	0.4	V
V _{OL2}	Output Low Voltage	I _{OL} = 10uA CMOS	—	0.2	V
V _{LK}	VCC Lockout Voltage	Programming Command Can Be Executed	Default	—	V

AC Electrical Characteristics (V_{CC} = 2.7~5.5V)

Parameter	Symbol	24LC02		Units
		Min	Max	
Clock frequency	F _{scl}	0	100	kHz
Clock high time	T _{high}	4000	—	ns
Clock low time	T _{low}	4700	—	ns
SDA and SCL rise time**	T _r	—	1000	ns
SDA and SCL fall time**	T _f	—	300	ns
START condition hold time	T _{hd:Sta}	4000	—	ns
START condition setup time	T _{su:Sta}	4700	—	ns
Data input hold time	T _{hd:Dat}	0	—	ns
Data input setup time	T _{su:Dat}	250	—	ns
STOP condition setup time	T _{su:Sto}	4000	—	ns
Output valid from clock	T _{aa}	300	3500	ns
Bus free time **	T _{buf}	4700	—	ns
Data out hold time	T _{dh}	300	—	ns
Write cycle time	T _{wr}	—	10	ms
5V, 25°C, Byte Mode	Endurance**	1M	—	write cycles


Capacitance T_A = 25°C , f = 250KHz

Symbol	Parameter	Max	Units
C _{OUT}	Output capacitance	5	pF
C _{IN}	Input capacitance	5	pF

A.C. Conditions of Test

Input Pulse Levels	Vcc x 0.1 to Vcc x 0.9
Input Rise and Fall times	10 ns
Input and Output Timming level	Vcc x 0.5
Output Load	1 TTL Gate and CL = 100pf

13.4 Pinning



PDIP/SOP/TSSOP

A0, A1, A2	Address Inputs
VSS	Ground
SDA	Data I/O
SCL	Clock Input
WP	Write Protect
VCC	Power Input

1432K Smart Serial EEPROM – 24C32

14.1 General Description

The Microchip Technology Inc. 24C32 is a 4K x 8 (32K bit) Serial Electrically Erasable PROM. This device has been developed for advanced, low power applications such as personal communications or data acquisition. The 24C32 features an input cache for fast write loads with a capacity of eight 8-byte pages, or 64 bytes. It also features a fixed 4K-bit block of ultra-high endurance memory for data that changes frequently. The 24C32 is capable of both random and sequential reads up to the 32K boundary. Functional address lines allow up to eight 24C32 devices on the same bus, for up to 256K bits address space. Advanced CMOS technology makes this device ideal for low-power non-volatile code and data applications. The 24C32 is available in the standard 8-pin plastic DIP and 8-pin surface mount SOIC package.

14.2 Features

- Voltage operating range: 4.5V to 5.5V
- Peak write current 3 mA at 5.5V
- Maximum read current 150 μ A at 5.5V
- Standby current 1 μ A typical
- Industry standard two-wire bus protocol, I2C compatible
- Including 100 kHz and 400 kHz modes
- Self-timed write cycle (including auto-erase)
- Power on/off data protection circuitry
- Endurance: 10,000,000 Erase/Write cycles guaranteed for High Endurance Block, 1,000,000 E/W cycles guaranteed for Standard Endurance Block
- 8 byte page, or byte modes available
- 1 page x 8 line input cache (64 bytes) for fast write loads

- Schmitt trigger, filtered inputs for noise suppression
- Output slope control to eliminate ground bounce
- 2 ms typical write cycle time, byte or page
- Up to 8 chips may be connected to the same bus for up to 256K bits total memory
- Electrostatic discharge protection > 4000V
- Data retention > 200 years
- 8-pin PDIP/SOIC packages
- Temperature ranges: Commercial (C): 0°C to +70°C, Industrial (I): -40°C to +85°C

11.3 Absolute Maximum Ratings and Electrical Characteristics

V_{CC} 7.0V
 All inputs and outputs w.r.t. V_{SS} -0.6V to V_{CC} +1.0V
 Storage temperature -65°C to +150°C
 Ambient temp. with power applied -65°C to +125°C
 Soldering temperature of leads (10 seconds) +300°C
 ESD protection on all pins ≥ 4 kV

DC CHARACTERISTICS


V _{CC} = +4.5V to +5.5V Commercial (C): T _{amb} = 0°C to +70°C Industrial (I): T _{amb} = -40°C to +85°C					
Parameter	Symbol	Min	Max	Units	Conditions
A0, A1, A2, SCL and SDA pins:					
High level input voltage	V _{IH}	.7 V _{CC}	—	V	(Note) I _{OL} = 3.0 mA
Low level input voltage	V _{IL}	—	.3 V _{CC}	V	
Hysteresis of Schmitt Trigger inputs	V _{HYS}	.05 V _{CC}	—	V	
Low level output voltage	V _{OL}	—	.40	V	
Input leakage current	I _{LI}	-10	10	μA	V _{IN} = .1V to V _{CC}
Output leakage current	I _{LO}	-10	10	μA	V _{OUT} = .1V to V _{CC}
Pin capacitance (all inputs/outputs)	C _{IN} , C _{OUT}	—	10	pF	V _{CC} = 5.0V (Note) T _{amb} = 25°C, F _{clk} = 1 MHz
Operating current	I _{CC} WRITE	—	3	mA	V _{CC} = 5.5V, SCL = 400 kHz
	I _{CC} Read	—	150	μA	V _{CC} = 5.5V, SCL = 400 kHz
Standby current	I _{CCS}	—	5	μA	V _{CC} = 5.5V, SCL = SDA = V _{CC} A0, A1, A2 = V _{SS}

AC CHARACTERISTICS


Parameter	Symbol	STD. MODE		FAST MODE		Units	Remarks
		Min	Max	Min	Max		
Clock frequency	FCLK	—	100	—	400	kHz	
Clock high time	T _{HIGH}	4000	—	600	—	ns	
Clock low time	T _{LOW}	4700	—	1300	—	ns	
SDA and SCL rise time	T _R	—	1000	—	300	ns	(Note 1)
SDA and SCL fall time	T _F	—	300	—	300	ns	(Note 1)
START condition hold time	T _{HD:STA}	4000	—	600	—	ns	After this period the first clock pulse is generated
START condition setup time	T _{SU:STA}	4700	—	600	—	ns	Only relevant for repeated START condition
Data input hold time	T _{HD:DAT}	0	—	0	—	ns	
Data input setup time	T _{SU:DAT}	250	—	100	—	ns	
STOP condition setup time	T _{SU:STO}	4000	—	600	—	ns	
Output valid from clock	T _{AA}	—	3500	—	900	ns	(Note 2)
Bus free time	T _{BUF}	4700	—	1300	—	ns	Time the bus must be free before a new transmission can start
Output fall time from V _{IH} min to V _{IL} max	T _{OF}	—	250	20 + 0.1 C _B	250	ns	(Note 1), C _B ≤ 100 pF
Input filter spike suppression (SDA and SCL pins)	T _{SP}	—	50	—	50	ns	(Note 3)
Write cycle time	T _{WR}	—	5	—	5	ms/page	(Note 4)
Endurance							
High Endurance Block	—	10M	—	10M	—	cycles	25°C, V _{CC} = 5.0V, Block Mode
Rest of Array	—	1M	—	1M	—		(Note 5)

11.4 Pinning

PDIP



SOIC



Name	Function
A0,A1,A2	User Configurable Chip Selects
Vss	Ground
SDA	Serial Address/Data I/O
SCL	Serial Clock
Vcc	+4.5V to 5.5V Power Supply
NC	No Internal Connection

15512K CMOS Serial Flash – MX25L512

15.1 General Description

The MX25L512 is a CMOS 524,288 bit serial Flash memory, which is configured as 65,536 x 8 internally. The MX25L512 feature a serial peripheral interface and software protocol allowing operation on a simple 3-wire bus. The three bus signals are a clock input (SCLK), a serial data input (SI), and a serial data output (SO). SPI access to the device is enabled by CS# input. The MX25L512 provide sequential read operation on whole chip. After program/erase command is issued, auto program/ erase algorithms which program/ erase and verify the specified page or sector/block locations will be executed. Program command is executed on page (256 bytes) basis, and erase command is executes on chip or sector (4K-bytes). To provide user with ease of interface, a status register is included to indicate the status of the chip. The status read command can be issued to detect completion status of a program or erase operation via WIP bit. When the device is not in operation and CS# is high, it is put in standby mode and draws less than 10uA DC current. The MX25L512 utilize MXIC's proprietary memory cell, which reliably stores memory contents even after 100,000 program and erase cycles.

15.2 Features

GENERAL

- Serial Peripheral Interface (SPI) compatible -- Mode 0 and Mode 3
- 524,288 x 1 bit structure
- 16 Equal Sectors with 4K byte each
- Any Sector can be erased individually
- Single Power Supply Operation
- 2.7 to 3.6 volt for read, erase, and program operations
- Latch-up protected to 100mA from -1V to Vcc +1V
- Low Vcc write inhibit is from 1.5V to 2.5V

PERFORMANCE

- High Performance
- Fast access time: 85MHz serial clock (15pF + 1TTL Load) and 66MHz serial clock (30pF + 1TTL Load)
- Fast program time: 1.4ms(typ.) and 5ms(max.)/page (256-byte per page)
- Fast erase time: 60ms(typ.) and 120ms(max.)/sector (4K-byte per sector) ; 1s(typ.) and 2s(max.)/chip(512Kb)
- Low Power Consumption
- Low active read current: 12mA(max.) at 85MHz, 8mA(max.) at 66MHz and 4mA(max.) at 33MHz
- Low active programming current: 15mA (max.)
- Low active erase current: 15mA (max.)
- Low standby current: 10uA (max.)
- Deep power-down mode 1uA (typical)
- Minimum 100,000 erase/program cycles

SOFTWARE FEATURES

- Input Data Format
- 1-byte Command code
- Block Lock protection
- The BP0~BP1 status bit defines the size of the area to be software protected against Program and Erase instructions.
- Auto Erase and Auto Program Algorithm
- Automatically erases and verifies data at selected sector
- Automatically programs and verifies data at selected page by an internal algorithm that automatically times the program pulse widths (Any page to be programmed should have page in the erased state first)
- Status Register Feature
- Electronic Identification
- JEDEC 2-byte Device ID
- RES command, 1-byte Device ID

HARDWARE FEATURES

- SCLK Input
- Serial clock input
- SI Input
- Serial Data Input
- SO Output
- Serial Data Output
- WP# pin
- Hardware write protection
- HOLD# pin pause the chip without deselecting the chip
- PACKAGE
- 8-pin SOP (150mil)
- All Pb-free devices are RoHS Compliant

11.3 Absolute Maximum Ratings

Supply voltage range	V_P		1,6 to 6,0 V
Total quiescent current (at $V_P = 3$ V)	I_{tot}	typ.	3,2 mA
Bridge tied load application (BTL)			
Output power at $R_L = 32 \Omega$ $V_P = 3$ V; $d_{tot} = 10\%$	P_o	typ.	140 mW
D.C. output offset voltage between the outputs	$ \Delta V $	max.	70 mV
Noise output voltage (r.m.s. value) at $f = 1$ kHz; $R_S = 5$ k Ω	$V_{no(rms)}$	typ.	140 μ V
Stereo application			
Output power at $R_L = 32 \Omega$ $d_{tot} = 10\%$; $V_P = 3$ V	P_o	typ.	35 mW
$d_{tot} = 10\%$; $V_P = 4,5$ V	P_o	typ.	75 mW
Channel separation at $R_S = 0 \Omega$; $f = 1$ kHz	α	typ.	40 dB
Noise output voltage (r.m.s. value) at $f = 1$ kHz; $R_S = 5$ k Ω	$V_{no(rms)}$	typ.	100 μ V

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage	V_P	max.	6 V
Peak output current	I_{OM}	max.	150 mA
Total power dissipation	see derating curve Fig.1		
Storage temperature range	T_{stg}	-55 to + 150 °C	
Crystal temperature	T_c	max.	100 °C
A.C. and d.c. short-circuit duration at $V_P = 3,0$ V (during mishandling)	t_{sc}	max.	5 s

$V_P = 3$ V; $f = 1$ kHz; $R_L = 32 \Omega$; $T_{amb} = 25$ °C; unless otherwise specified

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply					
Supply voltage	V_P	1,6	–	6,0	V
Total quiescent current	I_{tot}	–	3,2	4	mA
Bridge-tied load application (BTL); see Fig.4					
Output power*					
$V_P = 3,0$ V; $d_{tot} = 10\%$	P_o	–	140	–	mW
$V_P = 4,5$ V; $d_{tot} = 10\%$ ($R_L = 64 \Omega$)	P_o	–	150	–	mW
Voltage gain	G_v	–	32	–	dB
Noise output voltage (r.m.s. value)					
$R_S = 5$ k Ω ; $f = 1$ kHz	$V_{no(rms)}$	–	140	–	μ V
$R_S = 0 \Omega$; $f = 500$ kHz; $B = 5$ kHz	$V_{no(rms)}$	–	tbf	–	μ V
D.C. output offset voltage (at $R_S = 5$ k Ω)	$ \Delta V $	–	–	70	mV
Input impedance (at $R_S = \infty$)	$ Z_i $	1	–	–	M Ω
Input bias current	I_i	–	40	–	nA
Stereo application; see Fig.5					
Output power*					
$V_P = 3,0$ V; $d_{tot} = 10\%$	P_o	–	35	–	mW
$V_P = 4,5$ V; $d_{tot} = 10\%$	P_o	–	75	–	mW
Voltage gain	G_v	24.5	26	27.5	dB
Noise output voltage (r.m.s. value)					
$R_S = 5$ k Ω ; $f = 1$ kHz	$V_{no(rms)}$	–	100	–	μ V
$R_S = 0 \Omega$; $f = 500$ kHz; $B = 5$ kHz	$V_{no(rms)}$	–	tbf	–	μ V
Channel separation					
$R_S = 0 \Omega$; $f = 1$ kHz	α	30	40	–	dB
Input impedance (at $R_S = \infty$)	$ Z_i $	2	–	–	M Ω
Input bias current	I_i	–	20	–	nA

16IC DESCRIPTIONS

16.1 LM1117

16.1.1 General Description

The LM1117 is a series of low dropout voltage regulators with a dropout of 1.2V at 800mA of load current. It has the same pin-out as National Semiconductor's industry standard LM317. The LM1117 is available in an adjustable version, which can set the output voltage from 1.25V to 13.8V with only two external resistors. In addition, it is also available in five fixed voltages, 1.8V, 2.5V, 2.85V, 3.3V, and 5V. The LM1117 offers current limiting and thermal shutdown. Its circuit includes a zener trimmed bandgap reference to assure output voltage accuracy to within $\pm 1\%$. The LM1117 series is available in SOT- 223, TO-220, and TO-252 D-PAK packages. A minimum of 10 μ F tantalum capacitor is required at the output to improve the transient response and stability.

16.1.2 Features

- Available in 1.8V, 2.5V, 2.85V, 3.3V, 5V, and Adjustable Versions
- Space Saving SOT-223 Package
- Current Limiting and Thermal Protection
- Output Current 800mA
- Line Regulation 0.2% (Max)
- Load Regulation 0.4% (Max)
- Temperature Range
- LM1117 0°C to 125°C
- LM1117I -40°C to 125°C


16.1.3 Applications

- 2.85V Model for SCSI-2 Active Termination
- Post Regulator for Switching DC/DC Converter
- High Efficiency Linear Regulators 15
- 32" TFT TV Service Manual 10/01/2005
- Battery Charger
- Battery Powered Instrumentation

16.1.4 Absolute Maximum Ratings

CHARACTERISTIC	SYMBOL	MIN.	MAX.	UNIT
DC Input Voltage	V_{IN}		7	V
Lead Temperature (Soldering, 5 Seconds)	T_{SOL}		260	°C
Storage Temperature Range	T_{STG}	-65	150	°C
Operating Junction Temperature Range	T_{OPR}	0	125	°C

16.1.5 Pinning



16.2 74HCT4053

16.2.1 General Description

The 74HC4053; 74HCT4053 is a high-speed Si-gate CMOS device and is pin compatible with the HEF4053B. It is specified in compliance with JEDEC standard no. 7A. The 74HC4053; 74HCT4053 is triple 2-channel analog multiplexer/demultiplexer with a common enable input (E). Each multiplexer/demultiplexer has two independent inputs/outputs (nY0 and nY1), a common input/output (nZ) and three digital select inputs (Sn). With E LOW, one of the two switches is selected (low-impedance ON-state) by S1 to S3. With E HIGH, all switches are in the high-impedance OFF-state, independent of S1 to S3. VCC and GND are the supply voltage pins for the digital control inputs (S1 to S3 and E). The VCC to GND ranges are 2.0 V to 10.0 V for 74HC4053 and 4.5 V to 5.5 V for 74HCT4053. The analog inputs/outputs (nY0 and nY1, and nZ) can swing between VCC as a positive limit and VEE as a negative limit. VCC - VEE may not exceed 10.0 V. For operation as a digital multiplexer/demultiplexer, VEE is connected to GND (typically ground).

16.2.2 Features

- Low ON resistance:
- 80 W (typical) at VCC - VEE = 4.5 V
- 70 W (typical) at VCC - VEE = 6.0 V
- 60 W (typical) at VCC - VEE = 9.0 V
- Logic level translation:
- To enable 5 V logic to communicate with ± 5 V analog signals
- Typical 'break before make' built in
- Complies with JEDEC standard no. 7A
- ESD protection: HBM EIA/JESD22-A114-C exceeds 2000 V, MM EIA/JESD22-A115-A exceeds 200 V
- Multiple package options
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C

16.2.3 Applications

- Analog multiplexing and demultiplexing
- Digital multiplexing and demultiplexing
- Signal gating

16.2.4 Absolute Maximum Ratings

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+11.0	V
I_{IK}	input clamping current	$V_I < -0.5\text{ V}$ or $V_I > V_{CC} + 0.5\text{ V}$	-	± 20	mA
I_{SK}	switch clamping current	$V_S < -0.5\text{ V}$ or $V_S > V_{CC} + 0.5\text{ V}$	-	± 20	mA
Symbol	Parameter	Conditions	Min	Max	Unit
I_S	switch current	$-0.5\text{ V} < V_S < V_{CC} + 0.5\text{ V}$	-	± 25	mA
I_{EE}	negative supply current		-	-20	mA
I_{CC}	quiescent supply current		-	50	mA
I_{GND}	ground current		-	-50	mA
T_{stg}	storage temperature		-65	+150	°C
P_{tot}	total power dissipation	$T_{amb} = -40\text{ °C to } +125\text{ °C}$			
	DIP16 package		[2] -	750	mW
	SO16 package		[3] -	500	mW
	SSOP16 package		[4] -	500	mW
	TSSOP16 package		[4] -	500	mW
	DHVQFN16 package		[5] -	500	mW
P_S	power dissipation per switch		-	100	mW

16.2.5 Pinning

Symbol	Pin	Description
2Y1	1	2 independent input/output 1
2Y0	2	2 independent input/output 0
3Y1	3	3 independent input/output 1
3Z	4	3 common input/output
3Y0	5	3 independent input/output 0
$\bar{E}$	6	enable input (active LOW)
V_{EE}	7	negative supply voltage
GND	8	ground (0 V)
S3	9	select input 3
S2	10	select input 2
S1	11	select input 1
1Y0	12	1 independent input/output 0
1Y1	13	1 independent input/output 1
1Z	14	1 common input/output
2Z	15	2 common input/output
V_{CC}	16	supply voltage

16.3 NUP4004M5

16.3.1 General Description

This 5-Pin bi-directional transient suppressor array is designed for applications requiring transient overvoltage protection capability. It is intended for use in transient voltage and

ESD sensitive equipment such as computers, printers, cell phones, medical equipment, and other applications. Its integrated design provides bi-directional protection for four separate lines using a single TSOP-5 package. This device is ideal for situations where board space is a premium.


16.3.2 Features

- Bi-directional Protection for Four Lines in a Single TSOP-5 Package
- Low Leakage Current
- Low Capacitance
- Provides ESD Protection for JEDEC Standards JESD22
- Machine Model = Class C
- Human Body Model = Class 3B
- Provides ESD Protection for IEC 61000-4-2, 15 kV (Air), 8 kV (Contact)
- This is a Pb-Free Device


16.3.3 Absolute Maximum Ratings

Rating	Symbol	Value	Unit
Operating Junction Temperature Range	T_J	-40 to 125	°C
Storage Temperature Range	T_{STG}	-55 to 150	°C
Lead Solder Temperature – Maximum (10 sec)	T_L	260	°C
Human Body Model (HBM) Machine Model (MM) IEC 61000-4-2 Air (ESD) IEC 61000-4-2 Contact (ESD)	ESD	16 0.4 30 30	kV

16.3.4 Pinning



MARKING DIAGRAM



16.4 FDN336P

16.4.1 General Description

The ST24LC21 is a 1K bit electrically erasable programmable memory (EEPROM), organized by 8 bits. This device can operate in two modes: Transmit Only mode and I2C bidirectional mode. When powered, the device is in Transmit Only mode with EEPROM data clocked out from the rising edge of the signal applied on VCLK. The device will switch to the I2C bidirectional mode upon the falling edge of the signal applied on SCL pin. The ST24LC21 cannot switch from the I2C bidirectional mode to the Transmit Only mode (except when the power supply is removed). The device operates with a power supply value as low as 2.5V. Both Plastic Dual-in-Line and Plastic Small Outline packages are available.


16.4.2 Features

- 1 MILLION ERASE/WRITE CYCLES
- 40 YEARS DATA RETENTION
- 2.5V to 5.5V SINGLE SUPPLY VOLTAGE
- 400k Hz COMPATIBILITY OVER the FULL RANGE of SUPPLY VOLTAGE
- TWO WIRE SERIAL INTERFACE I2C BUS COMPATIBLE
- PAGE WRITE (up to 8 BYTES)
- BYTE, RANDOM and SEQUENTIAL READ MODES
- SELF TIMED PROGRAMMING CYCLE
- AUTOMATIC ADDRESS INCREMENTING
- ENHANCED ESD/LATCH UP PERFORMANCES

16.4.3 Absolute Maximum Ratings

Symbol	Parameter	Value	Unit
T _A	Ambient Operating Temperature grade 1	0 to 70	°C
T _{STG}	Storage Temperature	–65 to 150	°C
T _{LEAD}	Lead Temperature, Soldering (SO8 package) 40 sec (PSDIP8 package) 10 sec	215 260	°C
V _{IO}	Input or Output Voltages	–0.3 to 6.5	V
V _{CC}	Supply Voltage	–0.3 to 6.5	V
V _{ESD}	Electrostatic Discharge Voltage (Human Body model) ⁽²⁾	4000	V
	Electrostatic Discharge Voltage (Machine model) ⁽³⁾	500	V

16.4.4 Pinning



SDA	Serial Data Address Input/Output
SCL	Serial Clock (I ² C mode)
V _{CC}	Supply Voltage
V _{SS}	Ground
VCLK	Clock Transmit only mode

16.5 TL062 -

16.5.1 General Description

Low-power JFET-input operational amplifier

16.5.2 Features

- Very Low Power Consumption
- Typical Supply Current . . . 200 μ A (Per Amplifier)
- Wide Common-Mode and Differential Voltage Ranges
- Low Input Bias and Offset Currents
- Common-Mode Input Voltage Range Includes V_{CC+}
- Output Short-Circuit Protection
- High Input Impedance . . . JFET-Input Stage
- Internal Frequency Compensation
- Latch-Up-Free Operation
- High Slew Rate . . . 3.5 V/ μ s Typ


16.5.3 Absolute Maximum Ratings

		TL06_C TL06_AC TL06_BC	TL06_I	TL06_M	UNIT
Supply voltage, V_{CC+} (see Note 1)		18	18	18	V
Supply voltage, V_{CC-} (see Note 1)		-18	-18	-18	V
Differential input voltage, V_{ID} (see Note 2)		± 30	± 30	± 30	V
Input voltage, V_I (see Notes 1 and 3)		± 15	± 15	± 15	V
Duration of output short circuit (see Note 4)		Unlimited	Unlimited	Unlimited	
Package thermal impedance, θ_{JA} (see Notes 5 and 6)	D (8-pin) package	97	97		$^{\circ}\text{C/W}$
	D (14-pin) package	86	86		
	N package	80	80		
	NS package	76	76		
	P package	85	85		
	PS package	95	95		
	PW (8-pin) package	149	149		
	PW (14-pin) package	113	113		
Package thermal impedance, θ_{JC} (see Notes 7 and 8)	FK package			5.61	$^{\circ}\text{C/W}$
	J package			15.05	
	JG package			14.5	
	W package			14.65	
Operating virtual junction temperature, T_J		150	150	150	$^{\circ}\text{C}$
Case temperature for 60 seconds	FK package			260	$^{\circ}\text{C}$
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds	J, JG, U, or W package			300	$^{\circ}\text{C}$
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	D, N, NS, P, PS, or PW package	260	260		$^{\circ}\text{C}$
Storage temperature range, T_{stg}		-65 to 150	-65 to 150	-65 to 150	$^{\circ}\text{C}$

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. All voltage values except differential voltages are with respect to the midpoint between V_{CC+} and V_{CC-} .
 2. Differential voltages are at $IN+$ with respect to $IN-$.
 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less.
 4. The output may be shorted to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded.
 5. Maximum power dissipation is a function of $T_J(\text{max})$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(\text{max}) - T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150 $^{\circ}\text{C}$ can affect reliability.
 6. The package thermal impedance is calculated in accordance with JESD 51-7.
 7. Maximum power dissipation is a function of $T_J(\text{max})$, θ_{JC} , and T_C . The maximum allowable power dissipation at any allowable case temperature is $P_D = (T_J(\text{max}) - T_C)/\theta_{JC}$. Operating at the absolute maximum T_J of 150 $^{\circ}\text{C}$ can affect reliability.
 8. The package thermal impedance is calculated in accordance with MIL-STD-883.

16.5.4 Pinning



16.6 PI5V330

16.6.1 General Description

Pericom Semiconductor's PI5V series of mixed signal video circuits are produced in the Company's advanced CMOS low-power technology, achieving industry leading performance. The PI5V330 is a true bidirectional Quad 2-channel multiplexer/demultiplexer that is recommended for both RGB and composite video switching applications. The VideoSwitch. can be driven from a current output RAMDAC or voltage output composite video source. Low ON-resistance and wide bandwidth make it ideal for video and other applications. Also this device has exceptionally high current capability which is far greater than most analog switches offered today. A single 5V supply is all that is required for operation. The PI5V330 offers a high-performance, low-cost solution to switch between video sources. The application section describes the PI5V330 replacing the HC4053 multiplier and buffer/amplifier.

16.6.2 Features

- High-performance, low-cost solution to switch between video sources
- Wide bandwidth: 200 MHz
- Low ON-resistance: 3Ω
- Low crosstalk at 10 MHz: .58 dB
- Ultra-low quiescent power (0.1 μ A typical)
- Single supply operation: +5.0V
- Fast switching: 10 ns
- High-current output: 100 mA
- Packages available:
 - 16-pin 300-mil wide plastic SOIC (S)
 - 16-pin 150-mil wide plastic SOIC (W)
 - 16-pin 150-mil wide plastic QSOP (Q)


16.6.3 Absolute Maximum Ratings

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-40°C to +85°C
Supply Voltage to Ground Potential (Inputs & Vcc Only) ..	-0.5V to +7.0V
Supply Voltage to Ground Potential (Outputs & D/O Only) ..	-0.5V to +7.0V
DC Input Voltage	-0.5V to +7.0V
DC Output Current	120 mA
Power Dissipation	0.5W

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

16.6.4 Pinning



Pin Name	Description
S1A, S2A S1B, S2B S1C, S2C S1D, S2D	Analog Video I/O
IN	Select Input
$\overline{\text{EN}}$	Enable
DA, DB, Dc, Dd	Analog Video I/O
GND	Ground
Vcc	Power

16.7 AZC099-04S

16.7.1 General Description

AZC099-04S is a high performance and low cost design which includes surge rated diode arrays to protect high speed data interfaces. The AZC099-04S family has been specifically designed to protect sensitive components, which are connected to data and transmission lines, from over-voltage caused by Electrostatic Discharging (ESD), Electrical Fast Transients (EFT), and Lightning.

AZC099-04S is a unique design which includes surge rated, low capacitance steering diodes and a unique design of clamping cell which is an equivalent TVS diode in a single package. During transient conditions, the steering diodes direct the transient to either the power supply line or to the ground line. The internal unique design of clamping cell prevents over-voltage on the power line, protecting any downstream components.

AZC099-04S may be used to meet the ESD immunity requirements of IEC 61000-4-2, Level 4 ($\pm 15\text{kV}$ air, $\pm 8\text{kV}$ contact discharge).


16.7.2 Features

- ESD Protect for 4 high-speed I/O channels
- Provide ESD protection for each channel to IEC 61000-4-2 (ESD) $\pm 15\text{kV}$ (air), $\pm 8\text{kV}$ (contact) IEC 61000-4-4 (EFT) (5/50ns) Level-3, 20A for I/O, 40A for Power IEC 61000-4-5 (Lightning) 4A (8/20 μs)
- 5V operating voltage □□ Low capacitance : 1.0pF typical
- Fast turn-on and Low clamping voltage
- Array of surge rated diodes with internal equivalent TVS diode
- Small package saves board space
- Solid-state silicon-avalanche and active circuit triggering technology

16.7.3 Absolute Maximum Ratings

PARAMETER	PARAMETER	RATING	UNITS
Peak Pulse Current ($t_p = 8/20\mu s$)	I_{PP}	5.5	A
Operating Supply Voltage (VDD-GND)	V_{DC}	6	V
ESD per IEC 61000-4-2 (Air)	V_{ESD}	15	kV
ESD per IEC 61000-4-2 (Contact)		8	
Lead Soldering Temperature	T_{SOL}	260 (10 sec.)	°C
Operating Temperature	T_{OP}	-55 to +85	°C
Storage Temperature	T_{STO}	-55 to +150	°C
DC Voltage at any I/O pin	V_{IO}	(GND – 0.5) to (VDD + 0.5)	V

16.7.4 Pinning



16.8 TDA1308

16.8.1 General Description

The TDA1308; TDA1308A is an integrated class-AB stereo headphone driver contained in an SO8, DIP8 or a TSSOP8 plastic package. The TDA1308AUK is available in an 8 bump wafer level chip-size package (WLCSP8). The device is fabricated in a 1 mm Complementary Metal Oxide Semiconductor (CMOS) process and has been primarily developed for portable digital audio applications. The difference between the TDA1308 and the TDA1308A is that the TDA1308A can be used at low supply voltages.

16.8.2 Features

- Wide temperature range
- No switch ON/OFF clicks
- Excellent power supply ripple rejection
- Low power consumption
- Short-circuit resistant
- High performance
- High signal-to-noise ratio

- High slew rate
- Low distortion
- Large output voltage swing


16.8.3 Absolute Maximum Ratings

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DD}	supply voltage		0	8.0	V
$t_{SC(O)}$	output short-circuit duration	$T_{amb} = 25^\circ\text{C}$; $P_{tot} = 1\text{ W}$	20	-	s
T_{stg}	storage temperature		-65	+150	$^\circ\text{C}$
T_{amb}	ambient temperature		-40	+85	$^\circ\text{C}$
V_{esd}	electrostatic discharge voltage	HBM	[1] -2	+2	kV
		MM	[2] -200	+200	V

[1] Human body model (HBM): $C = 100\text{ pF}$; $R = 1500\ \Omega$; 3 pulses positive plus 3 pulses negative.

[2] Machine model (MM): $C = 200\text{ pF}$; $L = 0.5\text{ mH}$; $R = 0\ \Omega$; 3 pulses positive plus 3 pulses negative.

16.8.4 Pinning



Symbol	Pin	Description
OUTA	1	output A
INA(neg)	2	inverting input A
INA(pos)	3	non-inverting input A
V_{SS}	4	negative supply
INB(pos)	5	non-inverting input B

16.9 LM358D

16.9.1 General Description

The LM158 series consists of two independent, high gain, internally frequency compensated operational amplifiers which were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage. Application areas include transducer amplifiers, dc gain blocks and all the conventional op amp circuits which now can be more easily implemented in single power supply systems. For example, the LM158 series can be directly operated off of the standard +5V power supply voltage which is used in digital systems and will easily provide the required interface electronics without requiring the additional $\pm 15\text{V}$ power supplies. The LM358 and LM2904 are available in a chip sized package (8-Bump micro SMD) using National's micro SMD package technology.

16.9.2 Features


- Available in 8-Bump micro SMD chip sized package,
- Internally frequency compensated for unity gain
- Large dc voltage gain: 100 dB
- Wide bandwidth (unity gain): 1 MHz (temperature compensated)
- Wide power supply: Single supply: 3V to 32V or dual supplies: $\pm 1.5\text{V}$ to $\pm 16\text{V}$

- Low supply current drain (500 μ A)—essentially independent of supply voltage
- Low input offset voltage: 2 mV
- Input common-mode voltage range includes ground
- Differential input voltage range equal to the power supply voltage
- Large output voltage swing

16.9.3 Absolute Maximum Ratings

	LM158/LM258/LM358
	LM158A/LM258A/LM358A
Supply Voltage, V^+	32V
Differential Input Voltage	32V
Input Voltage	-0.3V to +32V
Power Dissipation (Note 1)	
Molded DIP	830 mW
Metal Can	550 mW
Small Outline Package (M)	530 mW
micro SMD	435mW
Output Short-Circuit to GND (One Amplifier) (Note 2)	
$V^+ \leq 15V$ and $T_A = 25^\circ C$	Continuous
Input Current ($V_{IN} < -0.3V$) (Note 3)	50 mA
Operating Temperature Range	
LM358	0°C to +70°C
LM258	-25°C to +85°C
LM158	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature, DIP (Soldering, 10 seconds)	260°C
Lead Temperature, Metal Can (Soldering, 10 seconds)	300°C
Soldering Information	
Dual-In-Line Package	
Soldering (10 seconds)	260°C
Small Outline Package	
Vapor Phase (60 seconds)	215°C
Infrared (15 seconds)	220°C
See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods surface mount devices.	
ESD Tolerance (Note 10)	250V

16.9.4 Pinning



16.10 74LCX244

16.10.1 General Description

The LCX244 contains eight non-inverting buffers with 3-STATE outputs. The device may be employed as a memory address driver, clock driver and bus-oriented

transmitter/receiver. The LCX244 is designed for low voltage (2.5V or 3.3V) VCC applications with capability of interfacing to a 5V signal environment. The LCX244 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

16.10.2 Features

- 5V tolerant inputs and outputs
- 2.3V to 3.6V VCC specifications provided
- 6.5ns Tpd max. (VCC=3.3V), 10 μ A ICCmax.
- Power down high impedance inputs and outputs
- Supports live insertion/withdrawal
- ± 24 mA output drive (VCC=3.0V)
- Implements patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500mA
- ESD performance: Human body model >2000V, Machine model >200V
- Leadless DQFN package


16.10.3 Absolute Maximum Ratings

Symbol	Parameter	Rating
V _{CC}	Supply Voltage	–0.5V to +7.0V
V _I	DC Input Voltage	–0.5V to +7.0V
V _O	DC Output Voltage Output in 3-STATE	–0.5V to +7.0V
	Output in HIGH or LOW State ⁽³⁾	–0.5V to V _{CC} + 0.5V
I _{IK}	DC Input Diode Current, V _I < GND	–50mA
I _{OK}	DC Output Diode Current V _O < GND	–50mA
	V _O > V _{CC}	+50mA
I _O	DC Output Source/Sink Current	± 50 mA
I _{CC}	DC Supply Current per Supply Pin	± 100 mA
I _{GND}	DC Ground Current per Ground Pin	± 100 mA
T _{STG}	Storage Temperature	–65°C to +150°C

Note:

3. I_O Absolute Maximum Rating must be observed.

16.10.4 Pinning



Inputs		Outputs
$\overline{OE}_1$	I_n	(Pins 12, 14, 16, 18)
L	L	H
L	H	L
H	X	Z

Inputs		Outputs
$\overline{OE}_2$	I_n	(Pins 3, 5, 7, 9)
L	L	H
L	H	L
H	X	Z

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance

16.11 74LCX245

16.11.1 General Description

The LCX245 contains eight non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus oriented applications. The device is designed for low voltage (2.5V and 3.3V) VCC applications with capability of interfacing to a 5V signal environment. The T/R input determines the direction of data flow through the device. The OE input disables both the A and B ports by placing them in a high impedance state.

The LCX245 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

16.11.2 Features

- 5V tolerant inputs and outputs
- 2.3V to 3.6V VCC specifications provided
- 7.0ns tPDmax. (VCC=3.3V), 10μA ICCmax.
- Power down high impedance inputs and outputs
- Supports live insertion/withdrawal
- ±24mA output drive (VCC=3.0V)
- Implements patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500mA
- ESD performance: Human body model>2000V, Machine model>200V
- Leadless DQFN package


16.11.3 Absolute Maximum Ratings

Symbol	Parameter	Rating
V_{CC}	Supply Voltage	-0.5V to +7.0V
V_I	DC Input Voltage	-0.5V to +7.0V
V_O	DC Output Voltage Output in 3-STATE	-0.5V to +7.0V
	Output in HIGH or LOW State ⁽⁴⁾	-0.5V to $V_{CC} + 0.5V$
I_{IK}	DC Input Diode Current, $V_I < GND$	-50mA
I_{OK}	DC Output Diode Current $V_O < GND$	-50mA
	$V_O > V_{CC}$	+50mA
I_O	DC Output Source/Sink Current	±50mA
I_{CC}	DC Supply Current per Supply Pin	±100mA
I_{GND}	DC Ground Current per Ground Pin	±100mA
T_{STG}	Storage Temperature	-65°C to +150°C

Note:

4. I_O Absolute Maximum Rating must be observed.

16.11.4 Pinning



16.12 FSA3157

16.12.1 General Description

The NC7SB3157 / FSA3157 is a high-performance, single- pole / double-throw (SPDT) analog switch or 2:1 multiplexer/ de-multiplexer bus switch. The device is fabricated with advanced sub-micron CMOS technology to achieve high-speed enable and disable times and low on resistance. The break-beforemake select circuitry prevents disruption of signals on the B Port due to both switches temporarily being enabled during select pin

switching. The device is specified to operate over the 1.65 to 5.5V VCC operating range. The control input tolerates voltages up to 5.5V, independent of the VCC operating range.

16.12.2 Features

- Useful in both analog and digital applications
- Space-saving, SC70 6-lead surface mount package
- Ultra-small, MicroPak™ Pb-free leadless package
- Low On Resistance: $<10\Omega$ on typical at 3.3V VCC
- Broad VCC operating range: 1.65V to 5.5V
- Rail-to-rail signal handling
- Power-down, high-impedance control input
- Over-voltage tolerance of control input to 7.0V
- Break-before-make enable circuitry
- 250 MHz, 3dB bandwidth


16.12.3 Absolute Maximum Ratings

Symbol	Parameter	Rating
V_{CC}	Supply Voltage	−0.5V to +7.0V
V_S	DC Switch Voltage ⁽¹⁾	−0.5V to $V_{CC} + 0.5V$
V_{IN}	DC Input Voltage ⁽¹⁾	−0.5V to +7.0V
I_{IK}	DC Input Diode Current at $V_{IN} < 0V$	−50mA
I_{OUT}	DC Output Current	128mA
I_{CC}/I_{GND}	DC V_{CC} or Ground Current	$\pm 100mA$
T_{STG}	Storage Temperature Range	−65°C to +150°C
T_J	Junction Temperature Under Bias	150°C
T_L	Junction Lead Temperature (Soldering, 10 seconds)	260°C
P_D	Power Dissipation at +85°C	180mW
ESD	Electrostatic Discharge, Human Body Model	4000V

Note:

1. The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

16.12.4 Pinning



Pin Names	Description
A, B ₀ , B ₁	Data Ports
S	Control Input

16.13 TSH343

16.13.1 General Description

The TSH343 is a triple single-supply video buffer featuring an internal gain of 6dB and a large bandwidth of 280MHz. The main advantage of this circuit is that its input DC level shifter allows for video signals on 75Ω video lines without damage to the synchronization tip of the video signal, while using a single 5V power supply with no input capacitor. The DC level shifter is internally fixed and optimized to keep the output video signals between low and high output rails in the best position for the greatest linearity. Chapter 4 of this datasheet gives technical support when using the TSH343 as Y-Pb-Pr driver for video DAC output on a video line (see TSH344 for RGB signals). The TSH343 is available in the compact SO8 plastic package for optimum space-saving.

16.13.2 Features

- Bandwidth: 280MHz
- 5V single-supply operation
- Internal input DC level shifter
- No input capacitor required
- Internal gain of 6dB for a matching between 3 channels
- AC or DC output-coupled
- Very low harmonic distortion
- Slew rate: 780V/μs
- Specified for 150Ω and 100Ω loads
- Tested on 5V power supply
- Data min. and max. are tested during production


16.13.3 Absolute Maximum Ratings

Symbol	Parameter	Value	Unit
V_{CC}	Supply voltage ⁽¹⁾	6	V
V_{in}	Input Voltage Range ⁽²⁾	0 to +1.4	V
T_{oper}	Operating Free Air Temperature Range	-40 to +85	°C
T_{std}	Storage Temperature	-65 to +150	°C
T_j	Maximum Junction Temperature	150	°C
R_{thjc}	SO8 Thermal Resistance Junction to Case	28	°C/W
R_{thja}	SO8 Thermal Resistance Junction to Ambient Area	157	°C/W
$P_{max.}$	Maximum Power Dissipation (@Ta=25°C) for Tj=150°C	800	mW
ESD	CDM: Charged Device Model	2	kV
	HBM: Human Body Model	1.5	kV
	MM: Machine Model	200	V

1. All voltage values, except differential voltage, are with respect to network terminal.

2. The magnitude of input and output voltage must never exceed $V_{CC} + 0.3V$.

16.13.4 Pinning



16.14 MT48LC4M16A2TG8E

16.14.1 General Description

The 64Mb SDRAM is a high-speed CMOS, dynamic random-access memory containing 67,108,864 bits. It is internally configured as a quad-bank DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the x4's 16,777,216-bit banks is organized as 4,096 rows by 1,024 columns by 4 bits. Each of the x8's 16,777,216-bit banks is organized as 4,096 rows by 512 columns by 8 bits. Each of the x16's 16,777,216-bit banks is organized as 4,096 rows by 256 columns by 16 bits. Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BA0, BA1 select the bank; A0-A11 select the row).

16.14.2 Features

- PC66-, PC100- and PC133-compliant
- 143 MHz, graphical 4 Meg x 16 option
- Fully synchronous; all signals registered on positive edge of system clock
- Internal pipelined operation; column address can be changed every clock cycle
- Internal banks for hiding row access/precharge
- Programmable burst lengths: 1, 2, 4, 8 or full page
- Auto Precharge, includes CONCURRENT AUTO PRECHARGE, and Auto Refresh Modes
- Self Refresh Modes: standard and low power
- 64ms, 4,096-cycle refresh
- LVTTTL-compatible inputs and outputs
- Single +3.3V $\pm 0.3V$ power supply

16.14.3 Absolute Maximum Ratings

Voltage on V_{DD}, V_{DDQ} Supply

Relative to V_{SS} -1V to +4.6V

Voltage on Inputs, NC or I/O Pins

Relative to V_{SS} -1V to +4.6V

Operating Temperature,

T_A (commercial) 0°C to +70°C

Operating Temperature,

T_A (industrial) -40°C to +85°C

Storage Temperature (plastic) -55°C to +150°C

Power Dissipation 1W

16.14.4 Pinning

PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
38	CLK	Input	Clock: CLK is driven by the system clock. All SDRAM input signals are sampled on the positive edge of CLK. CLK also increments the internal burst counter and controls the output registers.
37	CKE	Input	Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CLK signal. Deactivating the clock provides PRECHARGE POWER-DOWN and SELF REFRESH operation (all banks idle), ACTIVE POWER-DOWN (row active in any bank) or CLOCK SUSPEND operation (burst/access in progress). CKE is synchronous except after the device enters power-down and self refresh modes, where CKE becomes asynchronous until after exiting the same mode. The input buffers, including CLK, are disabled during power-down and self refresh modes, providing low standby power. CKE may be tied HIGH.
19	CS#	Input	Chip Select: CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external bank selection on systems with multiple banks. CS# is considered part of the command code.
16, 17, 18	WE#, CAS#, RAS#	Input	Command Inputs: WE#, CAS# and RAS# (along with CS#) define the command being entered.
39	x4, x8: DQM	Input	Input/Output Mask: DQM is an input mask signal for write accesses and an output enable signal for read accesses. Input data is masked when DQM is sampled HIGH during a WRITE cycle. The output buffers are placed in a High-Z state (two-clock latency) when DQM is sampled HIGH during a READ cycle. On the x4 and x8, DQML (Pin 15) is a NC and DQMH is DQM. On the x16, DQML corresponds to DQ0-DQ7 and DQMH corresponds to DQ8-DQ15. DQML and DQMH are considered same state when referenced as DQM.
15, 39	x16: DQML, DQMH		
20, 21	BA0, BA1	Input	Bank Address Inputs: BA0 and BA1 define to which bank the ACTIVE, READ, WRITE or PRECHARGE command is being applied.
23-26, 29-34, 22, 35	A0-A11	Input	Address Inputs: A0-A11 are sampled during the ACTIVE command (row-address A0-A11) and READ/WRITE command (column-address A0-A9 [x4]; A0-A8 [x8]; A0-A7 [x16]; with A10 defining auto precharge) to select one location out of the memory array in the respective bank. A10 is sampled during a PRECHARGE command to determine if all banks are to be precharged (A10 HIGH) or bank selected by BA0, BA1 (LOW). The address inputs also provide the op-code during a LOAD MODE REGISTER command.
2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, 47, 48, 50, 51, 53	DQ0-DQ15	x16: I/O	Data Input/Output: Data bus for x16 (4, 7, 10, 13, 42, 45, 48, 51 are NCs for x8; and 2, 4, 7, 8, 10, 13, 42, 45, 47, 48, 51, 53 are NCs for x4).
2, 5, 8, 11, 44, 47, 50, 53	DQ0-DQ7	x8: I/O	Data Input/Output: Data bus for x8 (2, 8, 47, 53 are NCs for x4).
5, 11, 44, 50	DQ0-DQ3	x4: I/O	Data Input/Output: Data bus for x4.
36, 40	NC	–	No Connect: These pins should be left unconnected.
3, 9, 43, 49	V _{DDQ}	Supply	DQ Power: Isolated DQ power on the die for improved noise immunity.
6, 12, 46, 52	V _{SSQ}	Supply	DQ Ground: Isolated DQ ground on the die for improved noise immunity.
1, 14, 27	V _{DD}	Supply	Power Supply: +3.3V ±0.3V.
28, 41, 54	V _{SS}	Supply	Ground.

16.15 MP1583

16.15.1 General Description

The MP1583 is a step-down regulator with a built in internal Power MOSFET. It achieves 3A continuous output current over a wide input supply range with excellent load and line regulation.

Current mode operation provides fast transient response and eases loop stabilization. Fault condition protection includes cycle-by-cycle current limiting and thermal shutdown.

Adjustable soft-start reduces the stress on the input source at turn-on. In shutdown mode the regulator draws 20 μ A of supply current.

The MP1583 requires a minimum number of readily available external components to complete a 3A step down DC to DC converter solution.

16.15.2 Features

- 3A Output Current
- Programmable Soft-Start
- 100m Ω Internal Power MOSFET Switch
- Stable with Low ESR Output Ceramic Capacitors
- Up to 95% Efficiency
- 20 μ A Shutdown Mode
- Fixed 385KHz frequency
- Thermal Shutdown
- Cycle-by-Cycle Over Current Protection
- Wide 4.75 to 23V operating Input Range
- Output Adjustable From 1.22 to 21V
- Under Voltage Lockout
- Available in 8 pin SOIC Package
- 3A Evaluation Board Available

16.15.3 Absolute Maximum Ratings

Supply Voltage V_{IN}	-0.3V to 28V
Switch Voltage V_{SW}	-1V to $V_{IN}+0.3V$
Boost Voltage V_{BS}	$V_{SW}-0.3V$ to $V_{SW}+6V$
All Other Pins	-0.3V to 6V
Junction Temperature	150°C
Lead Temperature	260°C
Storage Temperature	-65°C to 150°C

16.15.4 Pinning

#	Name	Description
1	BS	High-Side Gate Drive Boost Input. BS supplies the drive for the high-side n-channel MOSFET switch. Connect a 4.7nF or greater capacitor from SW to BS to power the high side switch.
2	IN	Power Input. IN supplies the power to the IC, as well as the step-down converter switches. Drive IN with a 4.75V to 23V power source. Bypass IN to GND with a suitably large capacitor to eliminate noise on the input to the IC. See <i>Input Capacitor</i>
3	SW	Power Switching Output. SW is the switching node that supplies power to the output. Connect the output LC filter from SW to the output load. Note that a capacitor is required from SW to BS to power the high-side switch.
4	GND	Ground. (Note: Connect the exposed pad on backside to Pin 4).
5	FB	Feedback Input. FB senses the output voltage to regulate that voltage. Drive FB with a resistive voltage divider from the output voltage. The feedback threshold is 1.222V. See <i>Setting the Output Voltage</i>
6	COMP	Compensation Node. COMP is used to compensate the regulation control loop. Connect a series RC network from COMP to GND to compensate the regulation control loop. In some cases, an additional capacitor from COMP to GND is required. See <i>Compensation</i>
7	EN	Enable Input. EN is a digital input that turns the regulator on or off. Drive EN high to turn on the regulator, drive it low to turn it off. For automatic startup, leave EN unconnected.
8	SS	Soft Start Control Input. SS controls the soft start period. Connect a capacitor from SS to GND to set the soft-start period. A 0.1μF capacitor sets the soft-start period to 10ms. To disable the soft-start feature, leave SS unconnected.

16.16 MP2112

16.16.1 General Description

The MP2112 is a 1MHz constant frequency, current mode, PWM step-down converter. The device integrates a main switch and a synchronous rectifier for high efficiency without an external Schottky diode. It is ideal for powering portable equipment that powered by a single cell Lithium-Ion (Li+) battery. The MP2112 can supply 1A of load current from a 2.5V to 6V input voltage. The output voltage can be regulated as low as 0.6V. The MP2112 can also run at 100% duty cycle for low dropout applications. The MP2112 is available in a space-saving 6-pin QFN package.

16.16.2 Features

- High Efficiency: Up to 95%
- 1MHz Constant Switching Frequency
- 1A Available Load Current
- 2.5V to 6V Input Voltage Range
- Output Voltage as Low as 0.6V
- 100% Duty Cycle in Dropout
- Current Mode Control
- Short Circuit Protection
- Thermal Fault Protection
- <0.1μA Shutdown Current
- Space Saving 3mm x 3mm QFN6 Package

16.16.3 Absolute Maximum Ratings

V_{IN} to GND	-0.3V to +6.5V
V_{SW} to GND.....	-0.3V to V_{IN} +0.3V
V_{FB} , V_{EN} to GND	-0.3V to +6.5V
Junction Temperature	+150°C
Lead Temperature	+260°C
Storage Temperature	-65°C to +150°C

16.16.4 Pinning

Pin #	Name	Description
1	FB	Feedback Input. Connect FB to the center point of the external resistor divider. The feedback threshold voltage is 0.6V.
2	GND	Ground.
3	SW	Power Switch Output. Inductor connection to drains of the internal PFET and NFET switches.
4	VINB	Supply Input-Power.
5	VINA	Supply Input-Analog.
6	EN	Enable Input.

16.17 MAX809LTR

16.17.1 General Description

The MAX809 and MAX810 are cost-effective system supervisor circuits designed to monitor VCC in digital systems and provide a reset signal to the host processor when necessary. No external components are required. The reset output is driven active within ~200msec of VCC falling through the reset voltage threshold. Reset is maintained active for a timeout period which is trimmed by the factory after VCC rises above the reset threshold. The MAX810 has an active-high RESET output while the MAX809 has an active-low RESET output. Both devices are available in SOT-23 and SC-70 packages. The MAX809/810 are optimized to reject fast transient glitches on the VCC line. Low supply current of 0.5 A ($V_{CC} = 3.2$ V) makes these devices suitable for battery powered applications.

16.17.2 Features

- Precision VCC Monitor for 1.5 V, 2.5 V, 3.0 V, 3.3 V, and 5.0 V Supplies
- Precision Monitoring Voltages from 1.2 V to 4.9 V Available in 100 mV Steps
- Four Guaranteed Minimum Power-On Reset Pulse Width Available (1 ms, 20 ms, 100 ms, and 140 ms)
- RESET Output Guaranteed to $V_{CC} = 1.0$ V.
- Low Supply Current
- Compatible with Hot Plug Applications
- VCC Transient Immunity
- No External Components
- Wide Operating Temperature: -40°C to 105°C
- Pb-Free Packages are Available

16.17.3 Absolute Maximum Ratings


Rating	Symbol	Value	Unit
Power Supply Voltage (V_{CC} to GND)	V_{CC}	-0.3 to 6.0	V
RESET Output Voltage (CMOS)		-0.3 to ($V_{CC} + 0.3$)	V
Input Current, V_{CC}		20	mA
Output Current, $\overline{\text{RESET}}$		20	mA
dV/dt (V_{CC})		100	V/ μsec
Thermal Resistance, Junction-to-Air (Note 1)	SOT-23 SC-70 $R_{\theta JA}$	301 314	$^{\circ}\text{C/W}$
Operating Junction Temperature Range	T_J	-40 to +105	$^{\circ}\text{C}$
Storage Temperature Range	T_{stg}	-65 to +150	$^{\circ}\text{C}$
Lead Temperature (Soldering, 10 Seconds)	T_{sol}	+260	$^{\circ}\text{C}$
ESD Protection Human Body Model (HBM): Following Specification JESD22-A114 Machine Model (MM): Following Specification JESD22-A115		2000 200	V
Latchup Current Maximum Rating: Following Specification JESD78 Class II Positive Negative	I_{Latchup}	200 200	mA

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. This based on a 35x35x1.6mm FR4 PCB with 10mm² of 1 oz copper traces under natural convection conditions and a single component characterization.
2. The maximum package power dissipation limit must not be exceeded.

$$P_D = \frac{T_{J(\text{max})} - T_A}{R_{\theta JA}} \quad \text{with } T_{J(\text{max})} = 150^{\circ}\text{C}$$

16.17.4 Pinning



Pin No.	Symbol	Description
1	GND	Ground
2	$\overline{\text{RESET}}$ (MAX809)	$\overline{\text{RESET}}$ output remains low while V_{CC} is below the reset voltage threshold, and for a reset timeout period after V_{CC} rises above reset threshold
2	RESET (MAX810)	RESET output remains high while V_{CC} is below the reset voltage threshold, and for a reset timeout period after V_{CC} rises above reset threshold
3	V_{CC}	Supply Voltage (Typ)

17SERVICE MENU SETTINGS

In order to reach service menu, First Press **"MENU"** Then press the remote control code, which is **"4725"**. In DTV mode, first press **"MENU"** and select **"TV SETUP"**. Then, press **"4725"**.

17.1 Video Setup

Panel Info <.....>

32_LC_SAC1

Blue Background <.....>

If "Menu" selected, **"Blue Background"** item is seen in **"Feature"** menu.

If "Yes" selected, **"Blue Background"** is on and not seen in **"Feature"** menu

Film Mode <.....>

If "Yes" selected, **"Film Mode"** feature is active.

Dynamic Contrast <.....>

If "Yes" selected, **"Dynamic Contrast"** feature is active.

Game Mode <.....>

If "Yes" selected, **"Game Mode"** feature is active

SRGB For PC <.....>

If "Yes" selected, PCs can use SRGB option.

Dynamic Noise Reduction<.....>

If "Yes" selected, **"Dynamic Noise Reduction"** feature is active

WSS Option<.....>

If "Yes" selected, WSS Option can be used

17.2 AudioSetup

BG<.....>

Europe

New Zeland

Australia

No

DK<.....>

I<.....>

L<.....>

Equalizer <.....>

If "Yes" selected, **"Equalizer"** item is seen in **"Sound"** menu.

Headphone <.....>

If "Yes" selected, **"Headphone"** item is seen in **"Sound"** menu.

Power On/Off Melody <.....>

If "Yes" selected, when power on/off conditions, the power on/off melody can be heard.

Dynamic Bass <.....> Value between 0 to 12

Effect<.....> Value between 0 to 7

Audio Delay ,offset <.....> Value between 0 to 190

Audio Setup Cont...2

Carrier mute<.....> Value between 0 to 28

Headphone Sound Select <.....>

Always Active Select

Always Inactive Select

Menu

Always Main Menu

Always PIP/PAP Window

Sound Mode Detect Time <.....> Value between 0 to 255

Noise Reduction Threshold <.....> Value between 0 to 255

Noise Reduction Time <.....> Value between 0 to 15

AVL Attack Time <.....> Value between 0 to 255

AVL Release Time <.....> Value between 0 to 255

Prescales (AVL On)

FM Prescale<.....> Value between 0 to 255

AM Prescale <.....> Value between 0 to 255

NICAM Prescale <.....> Value between 0 to 255

SCART Prescale <.....> Value between 0 to 255

FAV Prescale <.....> Value between 0 to 255

DTV Prescale <.....> Value between 0 to 255

HDMI Prescale <.....> Value between 0 to 255

YPbPr/PC Prescale <.....> Value between 0 to 255

An. USB Prescale <.....> Value between 0 to 255

Dig. USB Prescale <.....> Value between 0 to 255

Prescales (AVL Off)

FM Prescale<.....> Value between 0 to 255

AM Prescale <.....> Value between 0 to 255

NICAM Prescale <.....> Value between 0 to 255

SCART Prescale <.....> Value between 0 to 255

FAV Prescale <.....> Value between 0 to 255

DTV Prescale <.....> Value between 0 to 255

HDMI Prescale <.....> Value between 0 to 255

YPbPr/PC Prescale <.....> Value between 0 to 255

An. USB Prescale <.....> Value between 0 to 255

Dig. USB Prescale <.....> Value between 0 to 255

Clipping Levels (AVL On)

FM Clipping <.....> Value between 0 to 255

AM Clipping <.....> Value between 0 to 255

NICAM Clipping <.....> Value between 0 to 255

SCART Clipping <.....> Value between 0 to 255

FAV Clipping <.....> Value between 0 to 255

DTV Clipping <.....> Value between 0 to 255

HDMI Clipping <.....> Value between 0 to 255

YPbPr/PC Clipping <.....> Value between 0 to 255

An. USB Clipping <.....> Value between 0 to 255

Dig. USB Clipping <.....> Value between 0 to 255

Clipping Levels (AVL Off)

FM Clipping <.....> Value between 0 to 255

AM Clipping <.....> Value between 0 to 255

NICAM Clipping <.....> Value between 0 to 255

SCART Clipping <.....> Value between 0 to 255
FAV Clipping <.....> Value between 0 to 255
DTV Clipping <.....> Value between 0 to 255
HDMI Clipping <.....> Value between 0 to 255
YPbPr/PC Clipping <.....> Value between 0 to 255
An. USB Clipping <.....> Value between 0 to 255
Dig. USB Clipping <.....> Value between 0 to 255

17.3 Service Scan/Tuning Setup

First Search for L/L' <.....>

ATS Delay Time (ms) <.....> Value between 0 to +200

Main Tuner Setup

Tuner Type

LC_TDTC_GXX1D

Thomson DTT7543X

Philips TD1318AF-3

Samsung DTOs403LH172A

Generic (Analog Only)

Control Byte <.....> Value between 0 to +255

BSW1 <.....> Value between 0 to +255

BSW2 <.....> Value between 0 to +255

BSW3 <.....> Value between 0 to +255

Low-Mid – Low Byte <.....>

Low-Mid – High Byte <.....>

Mid-High – Low Byte <.....>

Mid-High – High Byte <.....>

S Band TOP <.....>

VIF TOP <.....> Value between 0 to +15

VIF TOP SECAM <.....> Value between 0 to +15

VIF TOP DK<.....> Value between 0 to +15

Synch Threshold<.....> Value between 0 to +40

17.4 Options

Options-1

Power Up

Standby

Last state

TV Open Mode

Source

1st TV

Last Tv

First APS <.....>

If "Yes" selected, first time TV opens by asking APS.

APS Volume <.....> Value between 0 to +63

Burn In Mode <.....>

If "Yes" selected, TV opens with Burn-In mode. This mode is used in manufacturing.

APS Test

Autostore <.....>

If "Yes" selected, Channel is automatically stored.

Unicode Enabled <.....>

If "Yes" selected,Unicode characters can be read in the USB Files.

Options-2

Source List menu <.....>

If "Yes" selected, Sorce List Menu appears on the screen when press "source" button.

RC Select <.....>

RC Group 1

RC Group 2

RC Group 3

RC Group 4

RC Group 5

RC Group 6

Double Digit Key <.....>

If "Yes" selected, Double Digit Button on RC activates.

Protection <.....>

If "Yes" selected,short circuit protection activates.

Led Type <.....>

1 Led 1 Color

1 Led 2 Color

2 Led 2 Color

1 Led 3 Color

2 Led 3 Color

200 Programme <.....>

If "Yes" selected, totally 200 programmes can be used.

TouchPad <.....>

If "Yes" selected, TouchPad can be used.

Teletext Options

TXT Darkness <.....> *Value between 0 to +63*

TXT Type <.....>

Fasttext&Toptext

No

Default

Fasttext

Toptext

TXT Language <.....>

Menu

West

East

Cyrillic

Turk/Gre

Arabic

Persian

Auto

No Txt Warning <.....>

If "Yes" selected, "No Txt Transmission" warning appears on the screen when pressing txt button from RC.

Txt Subtitle <.....>

If "Yes" selected, Teletext subtitles can be seen.

Optional Features

Default Zoom <.....>

Menu

16:9

4:3

Panaromic

14:9 Zoom

Menu Timeout <.....>

Menu

15 Sec

30 Sec

60 Sec

No Time

Backlight <.....>

If "Yes" selected, "**Backlight**" feature is active.

100 Step Slider <.....>

If "Yes" selected, 64 step sliders will become 100 step sliders.

Analog USB Enabled <.....>

If "Yes" selected, "**Analog USB**" option is active.

Menu Double Size <.....>

If "Yes" selected, menu sizes increases.

CEC Enable <.....>

If "Yes" selected, "**CEC**" feature is active.

Digital USB Hotplug <.....>

If "Yes" selected, "**Digital USB Hotplug**" feature is active.

PIP Options

Pip <.....>

AV PIP

No PIP

PC PIP

Hotel Options <.....>

Hotel TV <.....>

If "Yes" selected, "**Hotel TV**" feature is active.

IR Smartloader <.....>

If "Yes" selected, "**IR Smartloader**" feature is active.

17.5 External Source Settings

TV <.....>

DTV <.....>

Ext 2 <.....>

Ext 2 S <.....>

FAV <.....>

BAV <.....>

S-Video <.....>
HDMI 1 <.....>
HDMI 2 <.....>
HDMI 3 <.....>
HDMI 4 <.....>
YPbPr <.....>
PC <.....>

17.6 Preset

User Adj.
ADC Adj.
Service Adj.
All Adj.
Init Factory Channels.

17.7 NVM Edit

NVM-edit addr. (hex)
NVM-edit data (hex)
NVM-data dec

17.8 Programming

HDMI DDC Update Mode <.....>
HDCP Key Update Mode <.....>
Software Bypass <.....>

If "On" selected, speaker effects are bypassed.

LVDS Clock Step <.....> *Value between 0 to +255*
Memory Clock Step <.....> *Value between 0 to +255*
DTV Download <.....>

If "On" selected, DTV software can be updated from SCART.

DSUB9 Download <.....>

If "On" selected, DTV software can be updated from DSUB9.

17.9 Diagnostic

Eeprom I2C
Tuner I2C
IF I2C
HDMI I2C

17.10 Product Info

18 SOFTWARE UPDATE DESCRIPTION

16.1 17MB37 Analog Part Software Update With Bootloader Procedure

1.1 The File Types Used By The Bootloader

All file types that used by the bootloader software are listed below:

- 1. The Binary File :** It has “.bin” extension and it is the tv application. Its size is 1920 Kb.
- 2. The Config Binary File :** It has “.cin” extension and it is the config of the tv application. Its size may be 64 Kb or a few times 64 Kb.
- 3. The Test Script File :** It has “.txt” extension and it is the test script that is parsed and executed by the bootloader. It don't have to be any times of 64 Kb.
- 4. The Test Binary File :** It has “.tin” extension and it is used and written by the test groups. It is run to understand the problem part of the hardware.


Although a file that is used by the bootloader can be had any one of these extensions, its name has to be “VESTEL_S” and it has to be located in the root directory of the usb device.

1.2 Usage of The Bootloader

1. The starting to pass through : The chassis is only powered up.
 2. The starting to download something : When chassis is powered up the menu key has to be pushed. Before the chassis is powered up and if any usb device is plugged to the usb port, the programme is downloaded from usb firstly.
- Any usb device is plugged to usb port , user must open hyperterminal in the pc and connect pc to chassis via Mstar debug tool and any one of scart, dsub9 or I2c connectors. Serial connection settings are listed below:

- Bit per second: 115200
- Data bits: 8
- Parity: None
- Stop bits: 1
- Flow control: None

In this case the bootloader software puts “C” character to uart. After repeating “C” characters are seen in the hyperterminal user can send any file to chassis by selecting Transfer -> Send File menu item and choosing “**1K Xmodem**” from protocol section.



```
<ïï0-³<<ïÇ0<-ï0<ïï
Clock change was finished
End of change frequency
DRAM writing...
DRAM reading...
DRAM BIST pass...2,36,EF,2,35,66,22,22,22,FF,FF,2,37,9F,FF,FF,
55,55,55,55,55,55,55,55,55,55,55,55,55,55,55,55,
APP_CheckDevice

ConnectStatus:0USB not connect
APP_CheckDevice

ConnectStatus:0USB not connect
APP_CheckDevice

ConnectStatus:0USB not connect
CCCC_
```

Figure 1. The Sample Output Before Sending The File

2. EEPROM update

To Update eeprom content via uart scart,dsub9 or i2c with Mstar tool can used.
Serial connection settings are listed below:

- Bit per second: 9600
- Data bits: 8
- Parity: None
- Stop bits: 1
- Flow control: None

Programming menu item is choosed in the service menu and switch “HDCP Key Update Mode” from off to on.

Programming		
1. HDMI DDC Update Mode		Off
2. HDCP Key Update Mode		Off
3. Software Bypass		On
4. LVDS Clock Step		255
5. Memory Clock Step		255
6. DTV Download		Off

Figure 2. The Programming Service Menu

After then you must see Xmodem menu in the hyperterminal. To download hdcp key press k or to download eeprom content press w.




Figure 3. Xmodem Menu

If the repeated "C" characters are seen you can transfer file content via select Transfer->Send File and choose "Xmodem" protocol and click the "Send" button.




Figure 4. The Starting To Send

16.2 17MB37 HDCP key upload procedure.

- 1) Turn on TV set.
- 2) Open a COM connection using following parameters and select ISP COM Port No
Baud Rate: 9600 bps
Data Bits: 8
Stop Bits: 1
Parity: None
Flow Control: None
- 3) Enter service menu by pressing "4" "7" "2" "5" consecutively while main menu is open
- 4) Select "9. Programming"
- 5) Select "HDMI HDCP Update Mode" yes.
- 6) On Hyper Terminal Window press "k"
- 7) Click on send file under Transfer Tab.
- 8) Select Xmodem and choose the HDCP key to be uploaded.
- 9) Press send button
- 10) Restart TV set


16.3 17MB37 Digital Software Update From SCART

Adjusting DTV Download Mode:

1. Power on the TV.
2. Exit the Stby Mode.
3. Enter the "Tv Menu".
4. Enter "4725" for jumping to "Service Settings".
5. Select "8. Programming" step.
6. Change "6. DTV Download" to "On".
7. Switch to the Stby mode.

Adjusting HyperTerminal:

1. Connect the "MB37 SCART Interface" to SCART1 (bottom SCART plug).
2. Also connect the "MB37 SCART Interface" to PC.
3. Open "HyperTerminal".
4. Determine the "COM" settings listed and showed below.
 - Bit per second: 115200
 - Data bits: 8
 - Parity: None
 - Stop bits: 1
 - Flow control: None



COM Properties Window


6. Click "OK".

Software Updating Procedure

1. In the HyperTerminal Menu, click the "Connect" button.

2. Exit the Stby Mode.


3. The "Space" button on the keyboard must be pressed, when the following window can be seen.



Selection Window


4. Press the "2" button on the keyboard for choosing "2. Upgrade Application with Xmodem".

5. Repeating "C" characters are seen in the "HyperTerminal" menu.




The Sample Output Before Sending The File

6. Click the “Send” button on the HyperTerminal
7. Select the “Filename **xxxxx_slot1.img**” using “Browse”.
8. Choose the “1K Xmodem” from “Protocol” option.




Selection of File




File and Protocol Selection Window

Note: In the Software updating Procedure section, when the first “C” character is seen, the filename selection process must be finished before 10 seconds. If the process can not be finished, the file sending operation will be cancelled. The following figure shows this situation.




Capture of Receiving Data Failing

9. When sending the file the following window must be seen.



Capture of Sending Process

10. After the sending process the following HyperTerminal window must be seen.



A screenshot of a HyperTerminal window titled "cheertek - HyperTerminal". The window displays a list of 13 "erase sector" commands, each followed by "...success". The sectors are 0x00050000 through 0x00120000. Below the list, the text "Start to write to flash..." is shown, followed by "Write to flash finished" and "Please reboot the system!!". At the bottom, a numbered list contains two options: "1. Upgrade Application with FUM" and "2. Upgrade Application with Xmodem". The status bar at the bottom indicates "Connected 00:05:44", "ANSIW", "115200 8-N-1", and various control buttons like SCROLL, CAPS, NUM, Capture, and Print echo.

```
cheertek - HyperTerminal
File Edit View Call Transfer Help

erase sector 0x00050000...success
erase sector 0x00060000...success
erase sector 0x00070000...success
erase sector 0x00080000...success
erase sector 0x00090000...success
erase sector 0x000a0000...success
erase sector 0x000b0000...success
erase sector 0x000c0000...success
erase sector 0x000d0000...success
erase sector 0x000e0000...success
erase sector 0x000f0000...success
erase sector 0x00100000...success
erase sector 0x00110000...success
erase sector 0x00120000...success

Start to write to flash...

Write to flash finished

Please reboot the system!!

1. Upgrade Application with FUM
2. Upgrade Application with Xmodem


Connected 00:05:44  ANSIW  115200 8-N-1  SCROLL  CAPS  NUM  Capture  Print echo
```

Capture of End of The Sending Process

11. For sending second program file, the Software Updating Procedure must be repeated from the step X. Select the "Filename xxxx_slot2.img" using "Browse".
12. After sending the second program file, the Software Updating Procedure will be succesful.

Note: After the File Sending Process,

1. Upgrade Application with FUM
2. Upgrade Application with Xmodem, options must be seen.



A screenshot of a HyperTerminal window titled "cheertek - HyperTerminal". The window displays a list of 15 "erase sector" commands, each followed by "...success". The sectors are 0x00250000 through 0x00320000. Below the list, the text "Start to write to flash..." is shown, followed by "Write to flash finished" and "Please reboot the system!!". At the bottom, a numbered list contains two options: "1. Upgrade Application with FUM" and "2. Upgrade Application with Xmodem". The status bar at the bottom indicates "Connected 00:09:28", "ANSIW", "115200 8-N-1", and various control buttons like SCROLL, CAPS, NUM, Capture, and Print echo.

```
cheertek - HyperTerminal
File Edit View Call Transfer Help

erase sector 0x00250000...success
erase sector 0x00260000...success
erase sector 0x00270000...success
erase sector 0x00280000...success
erase sector 0x00290000...success
erase sector 0x002a0000...success
erase sector 0x002b0000...success
erase sector 0x002c0000...success
erase sector 0x002d0000...success
erase sector 0x002e0000...success
erase sector 0x002f0000...success
erase sector 0x00300000...success
erase sector 0x00310000...success
erase sector 0x00320000...success

Start to write to flash...

Write to flash finished

Please reboot the system!!

1. Upgrade Application with FUM
2. Upgrade Application with Xmodem

Connected 00:09:28  ANSIW  115200 8-N-1  SCROLL  CAPS  NUM  Capture  Print echo
```

End of The Sending Process

Checking Of The New Software

1. Turn off and on the TV.
2. Enter the "Setup" submenu in the "DTV Menu".
3. Choose the "Configuration" option.
4. For controlling new software, check the "Receiver Upgrade" option.

16.4 17MB37 Digital Software Update From USB

Software upgrade is possible via USB disk by following the steps below.

1. Copy the bin file, including higher version than the software loaded in flash, into the USB flash memory root directory. This file should be named up.bin.
2. Insert the USB disk.
3. Digital module performs version and CRC check. If version and CRC check is successful, then a message prompt appears to notify user about new version. If the user confirms loading of new version, upgrade.bin file is written into flash unused slot.
4. Digital module disables the previous software in the flash and then a system reset is performed.
5. After the reset, digital module starts with new software.


Revert operation:

With revert operation, it is possible to *downgrade* the software.



Revert operation is very similar to upgrade process. In the revert operation, file name should be f_up.bin. Also user confirmation is not asked.

1. Copy the bin file into the USB flash memory root directory. This file should be named force_upgrade.bin.
2. Insert the USB disk.
3. A lower version than the software in flash can be loaded with revert operation. Digital module performs only CRC check. If CRC check is successful, then force_upgrade.bin file is written into flash unused slot.
4. Digital module disables the previous software in the flash.
5. A message prompt is displayed to notify user about end of revert process.
6. Power off/on is required to start digital module with the new software.

For controlling new software, check the "Receiver Upgrade" option.





VIDEO TERMINATIONS AND DIFFERENTIAL TRACING
Place 75R termination resistors
close to Paulo reference GNDs




AVDD_AU DECOUPLING CAPACITORS


SCART VIDEO OUTPUT AMPLIFIERS



AUDIO INPUT VOLTAGE DIVISION AND DC BLOCK
Place close to Paulo




DVB/YPBPR SWITCH



Place close to Paulo

AUDIO OUTPUT FILTERS




LED&VFD

KEYBOARD & TOUCHPAD


PUSH V+ AND V- AT THE SAME TIME FOR MENU

DEBUG SOCKET


HEADPHONE AMPLIFIER



2.5 WATT OPTION



POP NOISE CIRCUIT



AUDIO INPUTS

